[an error occurred while processing this directive] 

Pao-Ann Hsiung's Publications on Verification

NOTICE: All articles downloadable from this page are COPYRIGHTED materials of the respective organizations and persons! Anyone downloading them must do so only for their PERSONAL STUDY and abide by the copyrights thereof!

    International Journal Papers

  1. P.-A. Hsiung, S.-W. Lin, Y.-R. Chen, C.-H. Huang, C. Shih, and W.C. Chu, "Modeling and Verification of Real-Time Embedded Systems with Urgency," Journal of Systems and Software, Volume 82, No. 10, pp. 1627-1641, Elsevier Inc., October 2009. (DOI: http://dx.doi.org/10.1016/j.jss.2009.03.013)

  2. P.-A. Hsiung and S.-W. Lin, "Automatic Synthesis and Verification of Real-Time Embedded Software for Mobile and Ubiquitous Systems," Computer Languages, Systems & Structures, Vol. 34, No. 4, pp. 153-169, Elsevier, The Netherlands, December 2008. (SCI journal) (DOI Link)

  3. Y.-R. Chen and P.-A. Hsiung, "Automatic Failure Analysis using Safecharts," International Journal of Software Engineering and Knowledge Engineering (IJSEKE), Vol. 17, No. 1, pp. 57-78, World Scientific Publishing, Singapore, February 2007.

  4. P.-A. Hsiung, T.-Y. Lee, J.-M. Fu, and W.-B. See, "SESAG: An Object-Oriented Application Framework for Real-Time Systems," Software --- Practice and Experience, Vol. 35, No. 10, pp. 899-921, John Wiley & Sons, Ltd., August 2005.

  5. P.-A. Hsiung, T.-Y. Lee, J.-M. Fu, and W.-B. See, "Formal Verification of Real-Time Embedded Software in an Object-Oriented Application Framework," IEE Proceedings --- Computers and Digital Techniques, Vol. 151, No. 6, pp. 417-434, November 2004.

  6. P.-A. Hsiung, S.-W. Lin, C.-H. Tseng, T.-Y. Lee, J.-M. Fu, and W.-B. See, "VERTAF: An Application Framework for the Design and Verification of Embedded Real-Time Software," IEEE Transactions on Software Engineering, Vol. 30, No. 10, pp. 656-674, October 2004.

  7. F. Wang and P.-A. Hsiung, " Efficient and User-Friendly Verification," IEEE Transactions on Computers , Vol. 51, No. 1, pp. 61-83, January 2002.

  8. P.-A. Hsiung, " Embedded Software Verification in Hardware-Software Codesign, " Journal of Systems Architecture --- the Euromicro Journal, Vol. 46, No. 15, pp. 1435 - 1450, Elsevier Science, the Netherlands, December 2000 (accepted in June 2000).

  9. J.-M. Fu, T.-Y. Lee, P.-A. Hsiung, and S.-J. Chen, " Hardware-Software Timing Coverification of Distributed Embedded Systems ," IEICE Transactions on Information and Systems Vol. E83-D, No. 9, pp. 1731 - 1740, September 2000.

  10. P.-A. Hsiung, " Hardware-Software Timing Coverification of Concurrent Embedded Real-Time Systems," IEE Proceedings on Computers and Digital Techniques, Vol. 147, No. 2, pp. 83 - 92, March 2000.

  11. P.-A. Hsiung, T.-Y. Lee, and S.-J. Chen, " MOBnet: An Extended Petri Net Model for the Distributed Object-oriented System-level Synthesis of Multiprocessor Systems," IEICE Transactions on Information and Systems, Vol. E80-D, No. 2, pp. 232-242, February 1997.

  12. P.-A. Hsiung, S.-J. Chen, T.-C. Hu, and S.-C. Wang, " PSM: An Object-Oriented Synthesis Approach to Multiprocessor System Design," IEEE Transactions on VLSI Systems, Vol. 4, No. 1, pp. 83-97, March 1996.

  13. Books and Chapters

  14. P.-A. Hsiung and M. D. Santambrogio, Reconfigurable System Design and Verification, CRC Press, USA, to be published in February 2009.

  15. P.-A. Hsiung and S.-W. Lin, "Automatic Synthesis and Verification of Real-Time Embedded Software for Mobile and Ubiquitous Systems," in Handbook on Mobile and Ubiquitous Computing Innovations and Perspectives, American Scientific Publishers, USA, 2007 (accepted for publication).

  16. P.-A. Hsiung, Y.-H. Lin, Y.-R. Chen, "Safecharts Model Checking for the Verification of Safety-Critical Systems," in Verification, Validation and Testing in Software Engineering, editors Aristides Dasso, Ana Funes, IDEA Group, Inc., USA, ISBN: 1-59140-851-2, 2007.

  17. P.-A. Hsiung, Program Chair, Proc. of the International Workshop on Distributed System Validation and Verification (DSVV'2000, Taipei, Taiwan, ROC), April 2000.

  18. P.-A. Hsiung, System Level Synthesis for Parallel Computers, Ph.D. Dissertation, Graduate Institute of Electrical Engineering, National Taiwan University, June 1996.
    [Table of Contents ( text, toc.ps.gz) ]

  19. International Conference Papers

  20. Y.-R. Chen, T.-Y. Chen, P.-A. Hsiung, S.-J. Chen, and Y.-H. Hu, "Compositional Automata Reduction with Non-critical Path Slicing," Proceedings of the International Conference on Foundations of Computer Science (FCS), July 2009.

  21. P.-A. Hsiung, S.-W. Lin, C.-C. Hung, J.-M. Fu, C.-S. Lin, C.-C. Chiang, K.-C. Chiang, C.-H. Lu, and P.-H. Lu "Real-Time Embedded Software Design for Mobile and Ubiquitous Systems," Proceedings of the IFIP International Conference on Embedded and Ubiquitous Computing (EUC'07, Taipei, Taiwan), Lecture Notes in Computer Science (LNCS) Vol. 4808, pp. 718-729, Springer Verlag, December 2007.

  22. Y.-R. Chen, P.-A. Hsiung, S.-J. Chen, "Modeling and Automatic Failure Analysis of Safety-Critical Systems using Extended Safecharts," Proceedings of the International Conference on Computer Safety, Reliability and Security (SAFECOMP, Nuremberg, Germany), Lecture Notes in Computer Science (LNCS), Vol. 4680, pp. 451-464, Springer Verlag, September 2007. (Acceptance Rate = 33/136 = 24.26%)

  23. P.-A. Hsiung, S.-W. Lin, Y.-R. Chen, C.-H. Huang, J.-J. Yeh, H.-Y. Sun, C.-S. Lin, and H.-W. Liao, "Model Checking Timed Systems with Urgencies," Proceedings of the 4th International Symposium on Automated Technology for Verification and Analysis (ATVA, Beijing, China), LNCS Vol. 4218, pp. 67-81, Springer-Verlag, October 2006. Acceptance Rate = 35/137 = 25.6% )

  24. S.-W. Lin, P.-A. Hsiung, C.-H. Huang, and Y.-R. Chen, "Model Checking Prioritized Timed Automata," Proceedings of the 3rd International Symposium on Automated Technology for Verification and Analysis (ATVA, Taipei, Taiwan), LNCS Vol. 3707, pp. 370-384, Springer Verlag, October 2005.

  25. P.-A. Hsiung and Y.-H. Lin, "Modeling and Verification of Safety-Critical Systems using Safecharts, " Proceedings of the 25th IFIP WG 6.1 International Conference on Formal Techniques for Networked and Distributed Systems, (FORTE, Taipei, Taiwan ), LNCS Vol. 3731, pp. 290-304, Springer-Verlag, October 2005.

  26. P.-A. Hsiung and S.-W. Lin, "Model Checking Timed Systems with Priorities," Proceedings of the International Conference on Real-Time and Embedded Computing Systems and Applications (RTCSA, Hong-Kong, China), pp. 539-544, August 2005.

  27. P.-A. Hsiung and Y.-H. Lin, "Model-based Verification of Safety-Critical Systems," Proceedings of the 17th International Conference on Software Engineering and Knowledge Engineering (SEKE, Taiwan, ROC), pp. 596-601, Knowledge Systems Institute Graduate School, July 2005.

  28. T.-C. Lee and P.-A. Hsiung, "Mutation Coverage Estimation for Model Checking," Proceedings of 2nd International Symposium on Automated Technology for Verification and Analysis (ATVA, Taipei, Taiwan), LNCS Vol. 3299, pp. 354-368, Springer Verlag, October 2004.

  29. P.-A. Hsiung and S.-W. Lin, "Formal Design and Verification of Real-Time Embedded Software," Proceedings of the 2nd Asian Symposium on Programming Languages and Systems (APLAS, Taipei, Taiwan), LNCS Vol. 3302, pp. 382-397, Springer Verlag, November 2004 (accepted for presentation, acceptance rate = 26/97 = 26.8%).

  30. W.-S. Liao and P.-A. Hsiung, " Creating a Formal Verification Platform for IBM CoreConnect-based SoC ," Proc. of the 1st International Workshop on Automated Technology for Verification and Analysis (ATVA 2003), pp.7-18, December 2003.

  31. W.-S. Liao and P.-A. Hsiung, " FVP: A Formal Verification Platform for SoC," Proc. of the 16th IEEE International SoC Conference, Portland, Oregon, USA, pp. 21-24, IEEE Computer Science Press, September 2003.

  32. P.-A. Hsiung and S.-Y. Cheng, " Automating Formal Modular Verification of Asynchronous Real-Time Embedded Systems," Proc. of the 16th International Conference on VLSI Design, (VLSI'2003, New Delhi, India), January 4-8, 2003, (accepted for presentation). NEW!!!

  33. P.-A. Hsiung, T.-Y. Lee, W.-B. See, J.-M. Fu, and S.-J. Chen, " VERTAF: An Object-Oriented Application Framework for Embedded Real-Time Systems," Proc. of the 5th IEEE International Symposium on Object-Oriented Real-Time Distributed Computing (ISORC'2002, Washington, D.C., USA), pp. 322-329, IEEE Computer Society Press, April 29-May 1, 2002.

  34. P.-A. Hsiung, Win-Bin See, Trong-Yen Lee, Jih-Ming Fu, and Sao-Jie Chen, " Formal Verification of Embedded Real-Time Software in Component-Based Application Frameworks," Proc. 8th Asia-Pacific Software Engineering Conference (APSEC'01) , (Macau SAR, China), IEEE CS Press, December 4-7, 2001 (accepted for presentation, acceptance rate for regular papers: 44/145 = 30%).

  35. P.-A. Hsiung, Feng-Shi Su, Chuen-Hau Gau, Shu-Yu Jeng, and Yu-Ming Chang, " Verifiable Embedded Real-Time Application Framework, " Proc. IEEE International Real-Time Technology and Applications Symposium (RTAS'01), Work-In-Progress Session, (Taipei, Taiwan), pp. 109-110, IEEE Computer Society Press, May 2001.

  36. P.-A. Hsiung, F. Wang, R.-C. Chen, " On the Verification of Wireless Transaction Protocol Using SGM and RED ," Proc. the 7th IEEE International Conference on Real-Time Computing Systems and Applications (RTCSA'00, Korea), pp. 379-383, IEEE Computer Society Press, USA, December 2000.

  37. P.-A. Hsiung, " Concurrent Embedded Real-Time Software Verification," Proc. the 24th IEEE Computer Society International Computer Software and Applications Conference (COMPSAC'00, Taipei), pp. 516-521, IEEE Computer Society Press, USA, October 2000.

  38. P.-A. Hsiung, F. Wang, and Y. S. Kuo, " Verification of Concurrent Client-Server Real-Time Scheduling Systems, " Proc. the 6th International Conference on Real-Time Computing Systems and Applications, (RTCSA'99, Hong Kong), pp. 228 - 235, IEEE Computer Society Press, USA, December 1999.

  39. P.-A. Hsiung and F. Wang, " User Friendly Verification," Proc. 1999 IFIP TC6/WG6.1 Joint International Conference on Formal Description Techniques For Distributed Systems and Communication Protocols & Protocol Specification, Testing, And Verification, (FORTE/PSTV '99) Beijing, China, pp. 279-294, October 1999.

  40. P.-A. Hsiung and F. Wang, "State Graph Manipulators," In Proc. of the International Workshop on Real-Time Constraints, (RTC'99, Alexandria, Virginia, USA), pp. 40 - 52, October 1999.

  41. P.-A. Hsiung, " Hardware-Software Coverification of Concurrent Embedded Real-Time Systems , " Proc. the 11th Euromicro Conference on Real-Time Systems (ECRTS'99, York, England), pp. 216-223, IEEE CS Press, June 1999.

  42. P.-A. Hsiung, " Timing Coverification of Concurrent Embedded Real-Time Systems, " Proc. the 7th IEEE/ACM International Workshop on Hardware-Software Codesign (CODES'99, Rome, Italy), pp. 110-114, ACM Press, New York, USA, May 1999.

  43. P.-A. Hsiung, F. Wang, and Y. S. Kuo, " Scheduling System Verification, " Proc. the 5th International Conference on Tools and Algorithms for the Construction and Analysis of Systems, (TACAS'99), Lecture Notes in Computer Science (LNCS), Vol. 1579, pp. 19-33, Amsterdam, the Netherlands, March 1999.

  44. F. Wang and P.-A. Hsiung, " Automatic Verification on the Large, " Proc. 3rd IEEE High-Assurance Systems Engineering Symposium (HASE'98), IEEE CS Press, pp. 134-141, Washington D.C., USA, November 1998, (invited paper).

  45. P.-A. Hsiung and F. Wang, " A State Graph Manipulator Tool for Real-Time System Specification and Verification ," Proc. 4th International Conference on Real-Time Computing Systems and Applications (RTCSA'98), IEEE Computer Society Press, pp. 181-188, Hiroshima, Japan, October 1998.

  46. F. Wang and P.-A. Hsiung, " Parametric Analysis of Computer Systems," Proc. 6th International AMAST Conference, Lecture Notes in Computer Science (LNCS) Vol. 1349, pp. 539-553, Springer-Verlag, Sidney, Australia, December 1997.

  47. Local Conference Papers

  48. P.-A. Hsiung and S.-W. Lin, "Verifiable Embedded Real-Time Application Framework," Proceedings of the Workshop on Open-Source Technology and Applications (Taipei, Taiwan), November 2007 (invited for presentation).

  49. W.-S. Liao, Ming-Hwang Sun, Wei-Cheng Chao, Chan-Chi Wu, Te-Chang Li, Wei-Yu Tsai, and P.-A. Hsiung, " A Formal Verification Platform for AMBA-based SoCs", Proc. of the VLSI Design / CAD Symposium, Taiwan, August 2004 (accepted as poster paper).

  50. W.-S. Liao and P.-A. Hsiung, " Modeling Hardware Systems with Complex Clock Synchronizations in the SGM Formal Verifier", Proc. of the VLSI Design / CAD Symposium, pp. 177-180, Hwalien, Taiwan, August 2003.

  51. P.-A. Hsiung, W.-B. See, and T.-Y. Lee, " An Object-Oriented Application Framework for Verifiable Embedded Real-Time Software," Proc. of the 13th Workshop on Object-Oriented Technology and Applications (OOTSIG'2002, Taichung, Taiwan), September 13, 2002. (accepted for presentation). NEW!!!

  52. W.-B. See, P.-A. Hsiung, T.-Y. Lee, and S.-J. Chen, "Verification of Embedded Object-Oriented Software," Proc. of the 13th Workshop on Object-Oriented Technology and Applications (OOTSIG'2002, Taichung, Taiwan), September 13, 2002. (accepted for presentation). NEW!!!

  53. P.-A. Hsiung, S.-Y. Cheng, and T.-Y. Lee, "Compositional Verification of Synchronous Real-Time Embedded Systems, " Proc. of the 2002 VLSI Design / CAD Symposium (VLSI'02, Taitung, Taiwan), pp. 187-190, August 2002.

  54. S.-K. Huang, P.-A. Hsiung, F. Wang, Y.-S. Kuo, S.-C. Pan, " Verification of Object-Oriented Real-Time Scheduling Systems, " Proc. of the 10th OOTSIG Workshop on Object-Oriented Technology and Applications, NCTU, Taiwan, pp. 112-117, October 1999.

  55. P.-A. Hsiung, " Formalizing Hardware-Software Codesign Space Exploration, " Proc. 10th VLSI/CAD Symposium (VLSI/CAD'99), pp. 19-22, Nantou, Taiwan, R.O.C., August 1999.

  56. Others (Technical Reports, ...)

  57. P.-A. Hsiung, F. Wang, and Y.-S. Kuo, " Scheduling System Verification ," Technical Report TR-IIS-98-014, Insitute of Information Science, Academia Sinica, Taiwan, 1998.
    [Gzipped Postscript file of full report (tr98014.ps.gz, 107K)]

  58. F. Wang and P.-A. Hsiung, " Iterative Refinement and Condensation for State-Graph Construction ," Technical Report TR-IIS-98-009, Insitute of Information Science, Academia Sinica, Taiwan, 1998.
    [Gzipped Postscript file of full report (tr98009.ps.gz, 121K)]

  59. F. Wang and P.-A. Hsiung, " Parametric Analysis of Computer Systems," Technical Report TR-IIS-97-010, Insitute of Information Science, Academia Sinica, Taiwan, 1997.
    [Gzipped Postscript file of full report (tr97010.ps.gz, 149K)]


Last Updated October 13, 2007.