

An All-Digital Built-in Self-Test Circuit for ADPLLs in 65nm CMOS Technology

Ching-Che Chung, Senior Member, IEEE, Wei-Jung Chu, and Yi-Ting Tsai

Department of Computer Science and Information Engineering,
National Chung Cheng University
Email: wildwolf@cs.ccu.edu.tw

ABSTRACT

This paper presents the design of an all-digital built-in self-test (BIST) circuit for all-digital phase-locked loops (ADPLLs). It measures clock jitter of the ADPLL and tests the PLL function blocks. The BIST circuit does not break the PLL loop. The jitter measurement circuit takes a frequency divider as a timing amplifier to linearly enlarge the input jitter. The vernier ring oscillator-based time-to-digital converter quantizes the jitter into digital codes, and the cycle-controlled delay line generates a self-test clock which avoiding using an external reference clock. The proposed BIST circuit for jitter measurement was implemented with standard cells and fabricated in 65nm CMOS process. The measured jitter error is about 11.32% with input frequency range 100-300MHz.

1. INTRODUCTION

Phase-locked loops (PLLs) are widely used for high-speed clock generation, clock and data recovery (CDR), frequency synthesis and clock de-skew applications. It plays an essential role in system-on-a-chip (SoC) design, and there are usually many PLLs integrated on the SoC to provide various frequencies for different I/O interfaces. Nevertheless, if one of the PLLs does not work correctly, it may lead to system failure. Hence, it is essential to examine the function and jitter performance of these PLLs using the built-in self-testing (BIST) circuit. Moreover, the BIST circuit should not affect the performance of the PLLs.

The jitter performance is one of the most important characteristics of the PLLs. Moreover, the run-time jitter is easily affected by power supply noise, substrate noise, and wire crosstalk effects. As a result, it is difficult to measure run-time jitter performance of the PLLs by off-chip jitter measurement instruments. Hence, the built-in jitter measurement (BIJM) circuits are proposed in [1-5]. Most of the BIJM circuit is composed of a timing amplifier circuit and a time-to-digital converter (TDC) circuit. The timing amplifiers are used to enlarge the jitter of the input clock, and then the TDC converts measured jitter into digital codes. However, the linearity of the timing amplifiers and the resolution of the TDC circuit would affect the accuracy of the jitter measurement circuits.

Among TDC circuits, the delay line (DL) circuits [3] and the vernier delay line (VDL) structures [2] are utilized to measure the jitter information. However, the area of those circuits is quite large. The vernier ring oscillator (VRO) circuits are proposed to reduce the area overhead. Besides, most built-in jitter measurement circuits need a jitter-free clock as the reference clock to the BIJM circuit. In fact, it is difficult

to have a jitter-free clock frequency. The self-referred circuit is utilized to avoid using an external reference clock. The one-period delay structure is the most popular approach to generate the reference clock. However, the frequency range of the input clock is restricted by the delay range of a delay line. Most one-period delay structure occupies large chip area to achieve wide input frequency range.

This paper is organized as follows: the proposed BIST circuit with the BIJM circuit is presented in Section 2. The experimental results are discussed in Section 3 with a summary.

2. PROPOSED BIST CIRCUIT




Fig. 1 (a) Proposed BIST circuit (b) BIJM block diagram

The proposed BIST circuit with an ADPLL is shown in Fig. 1(a), and the output clock (OUT_CLK) will connect to the proposed BIJM circuit which shown in Fig. 1(b) to measure the jitter performance. Three multiplexers, a BIJM circuit, and a BIST controller are added to an ADPLL, and BIST_MODE sets the testing mode of the BIST circuit. In phase and frequency detector (PFD) testing mode, the signals UDT and NTM can set that the IN signal lags the FB signal or leads the FB signal. Then, the output of the ADPLL controller (DCO_CODE) will always be decreased or increased according to the PFD output signals (i.e., UP and DOWN). From the change of the DCO control code, the BIST controller can determine whether the ADPLL controller and the PFD operate correctly. If the ADPLL cannot pass this test, the PASS signal will be pulled low.

In the frequency divider testing mode, the BIST controller needs to wait until the ADPLL is locked. Then, the BIST controller reduces the divide ratio to make the frequency of the FB signal faster than the IN signal. Subsequently, the output of the ADPLL controller (DCO_CODE) will be increased accordingly. Oppositely, if the BIST controller increases the divide ratio, the frequency of the FB signal will be slower than the IN signal. The output of the ADPLL controller will be reduced. If the ADPLL cannot pass this test, the PASS signal will also be pulled low. After these tests, the function of the ADPLL is checked, and the PASS signal will be pulled high.

As shown in Fig. 1(b), the proposed BIJM circuit takes the frequency divider as a timing amplifier to amplify the input jitter and solve the non-linearity problem of analog timing amplifiers. Then, the jitter performance of the ADPLL will become easier to be measured. If the root-mean-square (RMS) jitter ratio between the divided clock and the original clock is r , and the divider ratio is d , the relationship between the ratio (r) and the divider ratio (d) can be modeled as $r = \sqrt{d}$ [6]. Compared with the analog timing amplifier, the structure of frequency divider is a simple digital circuit, and it is easy to be implemented with standard cells.

In the proposed BIJM circuit, the self-refereed circuit produces a clock with the delay time that is set to one period of the input clock. Subsequently, the self-refereed circuit chooses the beginning and end measurement point, namely "START" and "STOP" signals for the vernier ring oscillator. The START signal enables the oscillation of the upper ring oscillator, and the STOP signal enables the oscillation of the lower ring oscillator. The oscillation frequency of the upper ring oscillator should be slower than the lower ring oscillator. Then, the phase detector (PD) detects when the phase of the OSC2 signal catches up with the OSC1 signal, and the 10-bit counter circuit records the cycle value to supply the math block to calculate the RMS jitter value. When the PD detects the change of the phase polarity, the reset signal is sent to the self-refereed circuit for the next jitter measurement.

For the calibration of the proposed BIJM circuit, in the beginning, the timing difference between the START signal and STOP signal is set to one half of the known input clock period, and then the resolution of the vernier ring oscillator can be determined. The cycle-controlled delay line (CCDL) structure [7] is used in the proposed BIJM circuit to reduce the area overhead for one-period delay reference clock generation. Moreover, the moving average method is applied in the mathematic operation block for calculation of the mean of the jitter value.

3. EXPERIMENTAL RESULTS

The test chip is implemented with standard cells and fabricated in 65nm CMOS technology. The test chip didn't include the mathematics operation circuit, and it has 4-bit control to adjust the resolution of the BIJM circuit. The core size is $0.01 \mu\text{m}^2$, and the gate count of the proposed BIJM circuit is 1,749. The input clock frequency range is restricted by the delay range of the cycle-controlled delay line (CCDL) and the speed limitations of the I/O pads. The frequency range of the test chip is from 100MHz to 300MHz.

Fig. 2 shows the measured jitter histogram by the oscilloscope and the test chip. In Fig. 2, the input clock frequencies are 142 MHz and 200MHz, and the divided clock frequencies to the BIJM circuit are 8.875MHz and 12.5MHz, respectively. The RMS jitter of the divided clock is 90.05ps that measured by the oscilloscope, and the test chip measured

RMS jitter is 77.753ps. The measured error is about 13.7%. For 200MHz input clock, the RMS jitter of the divided clock is 89.388ps that measured by the oscilloscope, and the test chip measured RMS jitter is 99.43ps. The measured error is about 11.23%.




Fig. 2 Measured jitter histogram of the proposed BIJM circuit at 142MHz and 200MHz

The proposed BIST circuit with the BIJM circuit can test the function of the ADPLL. The proposed BIJM circuit which has relatively small area and low error is suitable for on-chip jitter measurement. Moreover, the proposed BIST circuit can be implemented with standard cells. Therefore, the proposed BIST circuit is suitable for testing the function and jitter performance of the integrated ADPLLs in the SoC.

4. REFERENCES

- [1] Stephen Sunter, et al., "BIST for phase-locked loops in digital applications," in *Proc. Internal Test Conference*, Sep. 1999, pp. 532-540.
- [2] Shu-Yu Jiang, et al., "A 2.5-GHz built-in jitter measurement system in a serial-link transceiver," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 17, no. 12, pp. 1698-1708, Dec. 2009.
- [3] Wei-Zen Chen, et al., "A TDC with sub-ps resolution for PLL built-in phase noise measurement," in *Proc. ESSCIRC*, pp. 347-350, Sep. 2016.
- [4] Zhikuang Cai, et al., "On-chip long-term jitter measurement for PLL based on undersampling technique," *IEICE Electronics Express (ELEX)*, vol. 10, no. 24, 20130887, Dec. 2013.
- [5] Behzad Dehlaghi, et al., "A 12.5-Gb/s on-chip oscilloscope to measure eye diagrams and jitter histograms of high-speed signals," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 22, no. 5, pp. 1127-113, May 2014.
- [6] Yeong-Jar Chang, et al., "A testable BIST design for PLL," in *Proc. International Symposium on VLSI technology, Systems, and Applications*, pp. 204-207, Oct. 2003.
- [7] Ching-Che Chung, et al., "A 600 kHz to 1.2 GHz all-digital delay-locked loop in 65nm CMOS technology," *IEICE Electronics Express (ELEX)*, vol. 8, no. 7, pp. 518-524, Apr. 2011.

寄件者: cad vlsi <vlsicad2018@gmail.com>
寄件日期: 2018年6月12日星期二 下午 6:24
收件者: wildwolf@cs.ccu.edu.tw
主旨: 【VLSI/CAD 2018】給指導老師的論文錄取通知信(海報論文)
附件: 會議發表授權同意書(2018).doc

鍾菁哲 教授您好：

恭喜您指導學生投稿的論文

ID: S0050

Title: An All-Digital Built-in Self-Test Circuit for ADPLLs in 65nm CMOS Technology

經「第二十九屆超大型積體電路設計暨計算機輔助設計技術研討會」議程委員會審查後，已被錄取接受為海報論文。請至大會官網最新消息查詢錄取論文公告。

請您先至大會線上註冊系統註冊取得【學生註冊授權碼】，您的學生須登錄此授權碼才能完成註冊程序。

註冊網址：

http://www.vlsicad2018.org/contents/registration/registration_note.php

以下提供錄取之論文發表及註冊說明：

一、論文發表

- 海報論文發表：請務必出席 8 月 10 日(五)上午 10:30-11:30 海報論文發表。
 - 海報尺寸為直式 A2 大小，請自行攜帶至大會張貼。
 - 海報張貼時間為 8/9(四)晚上 20:00~21:00。請記得海報需標示論文編號。
- 檔案上傳：若為科技部補助計畫之研究產出，請務必於 7 月 15 日(日)前簽署科技部「會議發表授權書」並掃描為 PDF 電子檔後上傳至 140.116.187.100:8081，檔名為論文編號(ex. S0001)。

二、報名註冊事項：

1. 107 年 6 月 4 日(一)至 6 月 15 日(一)截止；論文保障學生註冊時間：107 年 6 月 15 日(五)起至 6 月 18 日(一)截止。
2. 註冊時須登錄指導教授註冊取得之「學生註冊授權碼」。
3. 「學生註冊授權碼」取得方式：請指導教授先註冊並由大會確認後，由系統發給指導教授。
4. 教師註冊費：TICD 會員 NT\$ 7,000 元，非 TICD 會員 NT\$9,000 元，含膳食、保險，不含住宿。
5. 繳費截止時間：請於註冊系統之繳費通知單期限完成繳款。
6. 繳費方式：註冊資料提交後，請根據系統之繳費通知單的虛擬帳號，以 ATM 或 Web ATM 轉帳完成繳費。
7. 請務必於期限內完成繳費，逾期床位將不予保留。
8. 報名註冊網址：
http://www.vlsicad2018.org/contents/registration/registration_note.php

同時期待 107 年 8 月 7 日 (星期二) 至 8 月 10 日 (星期五) 於台南大員皇冠假日酒店見。

敬祝 研安

The 29th VLSI Design/CAD Symposium

大會主席 李順裕

議程主席 張順志 魏嘉玲 郭致宏

<http://www.vlsicad2018.org/>