

# Formal Synthesis and Code Generation of Embedded Real-Time Software

Pao-Ann Hsiung

Department of Computer Science and Information Engineering  
National Chung Cheng University, Chiayi-621, Taiwan, ROC

E-mail: hpa@computer.org

## ABSTRACT

Due to rapidly increasing system complexity, shortening time-to-market, and growing demand for hard real-time systems, formal methods are becoming indispensable in the synthesis of embedded systems, which must satisfy stringent temporal, memory, and environment constraints. There is a general lack of practical formal methods that can synthesize complex embedded real-time software (ERTS). In this work, a formal method based on *Time Free-Choice Petri Nets* (TFCPN) is proposed for ERTS synthesis. The synthesis method employs quasi-static data scheduling for satisfying limited embedded memory requirements and uses dynamic real-time scheduling for satisfying hard real-time constraints. Software code is then generated from a set of quasi-statically and dynamically scheduled TFPCNs. Finally, an application example is given to illustrate the feasibility of the proposed TFPCN-based formal method for ERTS synthesis.

## Keywords

Embedded real-time software, Petri Nets, scheduling, code generation

## 1. INTRODUCTION

Recently, there has been a proliferation of *embedded real-time systems* in the form of home appliances, internet appliances, personal assistants, wearable computers, telecommunication gadgets, and transportation facilities among numerous others. In the near future, we will see a continuing escalation of system complexity, shortening of time-to-market, and growing demands for hard real-time. All these factors, coupled with the need to satisfy stringent temporal, memory, and environment constraints, have propelled the requirement of practical formal methods for the efficient synthesis of such systems, which usually have both embedded *hardware* and embedded *software*. In contrast to the maturity of hardware design methodologies [10], software design techniques are still relatively immature and sparse. Thus, there is a need for practical formal synthesis techniques targeted at *embedded real-time software* (ERTS).

In light of the above-mentioned need, a formal synthesis method

based on *Time Free-Choice Petri Nets* (TFPCN) is proposed, which employs quasi-static data scheduling for satisfying limited embedded memory restrictions and uses dynamic real-time scheduling for satisfying hard real-time constraints. Software code is then generated from a set of scheduled TFPCNs. An application example will illustrate the feasibility and benefits of our proposed method.

An embedded real-time system is a computation unit, installed in a larger environment system, such that it helps the environment accomplish some dedicated set of tasks. Some examples include avionics flight control, vehicle cruise control, washing machine fuzzy control, and network-enabling devices in home appliances such as embedded web servers. In general, an embedded system has both hardware and software parts. Hardware is fabricated as one or more ASICs, ASIPs, or PLDs. Software is executed on one or more microprocessors, with or without an operating system. *Embedded real-time software* (ERTS) is a piece of program code that must satisfy real-time constraints such as response time, deadlines, and periods. ERTS communicates with the embedded hardware either through an interface or through direct connections.

Two main issues involved in the design of ERTS are:

- **Bounded Memory Execution:** A processor cannot have infinite amount of memory space for the execution of any software process. This fact is even more emphasized in an embedded system, which generally has only a few hundreds of kilobytes memory installed.
- **Real-Time Constraints:** A processor may have to execute several concurrent tasks with precedence and temporal constraints. Thus, an ERTS is generally composed of several concurrent, computation, real-time tasks.

In solution to the above two issues, a synthesis method for ERTS must generate program code that can be executed in a bounded amount of memory, while satisfying all given real-time constraints. The proposed solutions to the above two issues are as follows:

- **Quasi-Static Data Scheduling:** The bounded memory execution issue can be solved by *quasi-static data scheduling* (QSDDS), which guarantees that, for all possible outcomes in a non-deterministic data-dependent execution choice, the memory utilized for computation is always bounded and the execution of the software is periodic, that is it always returns to its initial status.
- **Dynamic Real-Time Scheduling:** The real-time constraints issue can be solved by *dynamic real-time scheduling* (DRTS), which guarantees that a set of concurrent real-time software tasks can be executed on a processor, while satisfying all precedence and temporal constraints.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee.

CODES 01 Copenhagen Denmark

Copyright ACM 2001 1-58113-364-2/01/04...\$5.00

This article is organized as follows. Section 2 gives some previous work related to ERTS synthesis. Section 3 formulates, models, and solves the ERTS synthesis problem. Section 4 illustrates the proposed problem solution through an application example. Section 5 concludes the article giving some future work.

## 2. PREVIOUS WORK

Currently, *software synthesis* is a hot topic of research in the field of hardware-software codesign of embedded systems [6]. Previously, a large effort was directed towards hardware synthesis and comparatively little attention paid to software synthesis. Partial software synthesis was mainly carried out for communication protocols [14], plant controllers [13], and real-time schedulers [1] because they generally exhibited regular behaviors. Only recently has there been some work on automatically generating software code for embedded systems [11, 16, 17, 2]. Except for MetaH from Honeywell, no other automatic software synthesis method is available for *concurrent embedded real-time software*. In the following, we will briefly survey the existing works on the synthesis of non real-time software, on which our work is based.

Lin [11] proposed an algorithm that generates a software program from a concurrent process specification through intermediate Petri-Net representation. This approach is based on the assumption that the Petri-Nets are safe, *i.e.*, buffers can store at most one data unit, which implies that it is always schedulable. The proposed method applies *quasi-static scheduling* to a set of safe Petri-Nets to produce a set of corresponding state machines, which are then mapped syntactically to the final software code. Later, Zhu and Lin [17] proposed a compositional version of the synthesis method that reduced the generated code size and was thus more efficient.

A software synthesis method was proposed for a more general Petri-Net framework by Sgroi et al. [16]. A quasi-static scheduling algorithm was proposed for *Free-Choice Petri Nets* (FCPN) [16]. A necessary and sufficient condition was given for a FCPN to be schedulable. Schedulability was first tested for a FCPN and then a valid schedule generated by decomposing a FCPN into a set of *Conflict-Free* (CF) components which were then individually and statically scheduled. Code was finally generated from the valid schedule.

Balarin et al. [2] proposed a software synthesis procedure for reactive embedded systems in the *Codesign Finite State Machine* (CFSM) [3] framework with the POLIS hardware-software code-sign tool [3]. This work cannot be easily extended to other more general frameworks.

Besides synthesis of software, there are also some recent work on the verification of software in an embedded system such as the *Schedule-Verify-Map* method [7], the linear hybrid automata techniques [5, 8], and the mapping strategy [4]. Recently, system parameters have also been taken into consideration for real-time software synthesis [9].

## 3. EMBEDDED REAL-TIME SOFTWARE SYNTHESIS

A formal synthesis method for embedded real-time software is presented in this section. Its basic features are that the software code generated by the proposed synthesis method executes in *bounded memory* and satisfies all user-given *real-time constraints*. Before going into the details of this method, the system model and related terminologies are presented first.

An embedded real-time software is specified as a set of *Time Free-Choice Petri Nets* (TFCPN), which are time extensions of Free-Choice Petri Nets (FCPN) [16]. As mentioned in Section 2,




Figure 1: A Time Free-Choice Petri Net

FCPN was used for the quasi-static scheduling of embedded real-time software. But, there was no concept of time in the FCPN model, which makes it an unconvincing model for *real-time* software. Hence, we propose a time extension of FCPN, just as *Time Petri Nets* (TPN) are a time extension of standard Petri Nets, which was proposed by Merlin and Farber [15].

In the rest of this section, we first define TFCPN, its properties, and explain why TFCPN are used for modeling ERTS. Then, the problem formulation is given. Finally, our proposed synthesis algorithm is described, along with code generation.

### 3.1 System Model

DEFINITION 1. : **Time Free-Choice Petri Nets** (TFCPN)  
A *Time Free-Choice Petri Net* is a 5-tuple  $(P, T, F, M_0, \tau)$ , where:

- $P$  is a finite set of places,
- $T$  is a finite set of transitions,  $P \cup T \neq \emptyset$ , and  $P \cap T = \emptyset$ ,
- $F : (P \times T) \cup (T \times P) \rightarrow \mathcal{N}$  is a weighted flow relation between places and transitions, represented by arcs, such that every arc from a place is either a unique outgoing arc or a unique incoming arc to a transition (this is called *Free-Choice*), where  $\mathcal{N}$  is a set of nonnegative integers,
- $M_0 : P \rightarrow \mathcal{N}$  is the initial marking (assignment of tokens to places), and
- $\tau : T \rightarrow \mathcal{Q}^* \times (\mathcal{Q}^* \cup \infty)$ , *i.e.*,  $\tau(t) = (\alpha, \beta)$ , where  $t \in T$ ,  $\alpha$  is the *earliest firing time* (EFT), and  $\beta$  is *latest firing time* (LFT). ||

Graphically, a TFCPN can be depicted as shown in Fig. 1, where circles represent places, vertical bars represent transitions, arrows represent arcs, black dots represent tokens, and integers labeled over arcs represent the weights as defined by  $F$ . Here,  $F(x, y) > 0$  implies there is an arc from  $x$  to  $y$  with a weight of  $F(x, y)$ , where  $x$  and  $y$  can be a place or a transition. *Conflicts* are allowed in a TFCPN, where a conflict occurs when there is a token in a place with more than one outgoing arc such that only one enabled transition can fire, thus consuming the token and disabling all other transitions. For example,  $t_2$  and  $t_3$  are conflicting transitions in Fig. 1. But, *confusions* are not allowed in TFCPN, where a confusion is a result of coexistence of concurrency and conflict.

Semantically, the behavior of a TFCPN is given by a sequence of *markings*, where a marking is an assignment of tokens to places. Formally, a marking is a vector  $M = \langle m_1, m_2, \dots, m_{|P|} \rangle$ , where  $m_i$  is the non-negative number of tokens in place  $p_i \in P$ . Starting from an initial marking  $M_0$ , a TFCPN may transit to another marking through the firing of an enabled transition and re-assignment of tokens. A transition is said to be *enabled* when all its input places have the required number of tokens for the required amount

of time, where the required number of tokens is the weight as defined by the flow relation  $F$  and the required amount of time is the earliest starting time  $\alpha$  as defined by  $\tau$ . An enabled transition need not necessarily fire. But upon firing, the required number of tokens are removed from all the input places and the specified number of tokens are placed in the output places, where the specified number of tokens is that specified by the flow relation  $F$  on the connecting arcs. An enabled transition may not fire later than the latest firing time  $\beta$ .

ERTS has both data-dependent executions, as well as, time-dependent specifications. Both of these characteristics are well-captured by TFCPN. TFCPN can distinguish clearly between *concurrency* and *choice*, hence they are good models of data-dependent and concurrent computations. Further, TFCPN can also distinguish clearly between data-dependent and time-dependent choices, thus TFCPN are well-defined models for our target ERTS.

Some properties of Petri Nets (PN) can be defined as follows. *Reachability*: a marking  $M'$  is reachable from a marking  $M$  if there exists a firing sequence  $\sigma$  starting at marking  $M$  and finishing at  $M'$ . *Boundedness*: a PN is said to be  $k$ -bounded if the number of tokens in every place of a reachable marking does not exceed a finite number  $k$ . A safe PN is one that is 1-bounded. *Deadlock-free*: a PN is deadlock-free if there is at least one enabled transition in every reachable marking. *Liveness*: a PN is live if for every reachable marking and every transition  $t$  it is possible to reach a marking that enables  $t$ .

### 3.2 Problem Formulation

A user specifies the requirements for the design an embedded real-time software by a set of TFCPNs. The problem we are trying to solve here is to find a construction method by which a set of TFCPNs can be made feasible to execute as a software code, running under given limited memory space and satisfying all given real-time constraints. The following is a formal definition of the ERTS synthesis problem.

#### DEFINITION 2. : ERTS Synthesis

Given a set of TFCPNs, an upper-bound on memory use, and a set of real-time constraints, a software code is to be generated such that (1) it can be executed on a single processor, (2) it uses memory less than or equal to the upper-bound, and (3) it satisfies all the real-time constraints. ||

### 3.3 Synthesis Algorithm

As introduced in Section 1 and formulated in Definition 2, there are two objectives for our ERTS synthesis algorithm, namely bounded memory execution and real-time constraints satisfaction. The algorithm proposed here is thus intuitively divided into two phases corresponding to the two objectives.

As shown in Table 1, given a set of TFCPNs  $S = \{A_i \mid A_i = (P_i, T_i, F_i, M_{i0}, \tau_i), i = 1, 2, \dots, n\}$ , a maximum bound on memory  $\mu$ , and a set of periods  $E = \{\pi_i \mid \pi_i \in \mathcal{N}, i = 1, 2, \dots, n\}$ , where  $\pi_i$  is the period of  $A_i$ , a software code is generated after the following two phases:

1. *Quasi-Static Data Scheduling (QSDES)*: The basic concept here is to employ net decomposition such that firing choices that exists in a TFCPN are segregated into individual *Conflict-Free* (CF) components. The CF components are not distinct decompositions as a transition may occur in more than one component. Starting from an initial marking for each component, a *finite complete cycle* is constructed, where a finite complete cycle is a sequence of transition firings that returns the net to its initial marking. A CF component is said to be

Table 1: **Embedded Real-Time Software Synthesis Algorithm**

```

ERTS.Synth( $S, \mu, E$ )
 $S = \{A_i \mid A_i = (P_i, T_i, F_i, M_{i0}, \tau_i), i = 1, 2, \dots, n\}$ ;
integer  $\mu$ ; // Maximum memory
 $E = \{\pi_i \mid \pi_i \in \mathcal{N}, i = 1, 2, \dots, n\}$ ; {
// Quasi-Static Data Scheduling (QSDES)
for each  $A_i$  in  $S$  {
     $B_i = \text{CF.generate}(A_i)$ ; //  $B_i$ : set of CF components (1)
    for each CF component  $A_{ij}$  in  $B_i$  { (2)
         $QSS_{ij} = \text{quasi\_static\_schedule}(A_{ij}, \mu)$ ; (3)
        if  $QSS_{ij} = \text{NULL}$  { (4)
            print "QSDES failed for  $A_{ij}$ "; (5)
            return  $QSDES\_Error$ ; } (6)
        else  $QSS_i = QSS_i \cup \{QSS_{ij}\}$ ; } (7)
// Dynamic Real-Time Scheduling (DRTS)
 $RTS = \text{real\_time\_schedule}(QSS_1, \dots, QSS_n,$  (8)
     $B_1, B_2, \dots, B_n, E)$ ; (9)
if  $RTS = \text{NULL}$  { (10)
    print "DRTS failed for  $S$ "; (11)
    return  $DRTS\_Error$ ; } (12)
else generate\_code( $S, QSS_1, \dots, QSS_n, RTS$ ); (13)
return Synthesized; (14)
}

```

schedulable if a finite complete cycle can be found for it and it is deadlock-free. Once all CF components of a TFCPN are scheduled, a valid quasi-static data schedule for the TFCPN can be generated as a set of the finite complete cycles. The reason why this set is a valid schedule is that since each component always returns to its initial marking, no tokens can get collected at any place. Some details of this procedure can be found in [16]. Satisfaction of memory bound can be checked by observing if the memory space represented by the maximum number of tokens in any place does not exceed the bound. Here, each token represents some amount of buffer space (i.e., memory) required after a computation (transition firing). Hence, the total amount of actual memory required is the memory space represented by the maximum number of tokens that can get collected at a place during its transition from the initial marking back to its initial marking.

2. *Dynamic Real-Time Scheduling (DRTS)*: The basic concept here is to find if all the TFCPNs can be scheduled for execution along a single time axis (because we are considering only single processor systems). From QSDES, each CF component has a corresponding finite complete cycle, thus the execution time interval for this firing sequence can be calculated by summing up all the EFT and LFT values, respectively, of each transition in the sequence. Among all the execution time intervals of CF components belonging to the same TFCPN, the maximum LFT is selected as the worst-case execution time of that TFCPN. Then, a real-time scheduling algorithm such as *Rate-Monotonic* or *Earliest-Deadline First* is employed to scheduled all the TFCPNs with their worst-case execution times and periods from the set  $E$ .

After data and real-time scheduling, the set of TFCPNs is translated into software programs by a *code generation procedure* as shown in Table 2. A *real-time process* is created for each TFCPN. In each process, a *task* is created for each transition with indepen-

**Table 2: Code Generation Algorithm**

```

generate_code( $S, QSS_1, QSS_2, \dots, QSS_n, RTS$ )
 $S = \{A_i \mid A_i = (P_i, T_i, F_i, M_{i0}, \tau_i), i = 1, 2, \dots, n\}$ ;
set of finite complete cycles  $QSS_i, i = 1, \dots, n$ ;
a finite periodic real-time schedule  $RTS = \langle A_{i_1}, A_{i_2}, \dots \rangle$ ; {
  for  $i = 1, \dots, n$  { (1)
     $D_i = \text{create\_process}(QSS_i)$ ; (2)
    for  $j = 1, \dots, IFR(A_i)$  { (3)
       $d_{ij} = \text{create\_task}(QSS_i)$ ; (4)
      generate_task_code( $d_{ij}$ ); (5)
      add_task( $d_{ij}, D_i$ ); } (6)
    create_main(); (7)
    output "for ( $i=0, i<\text{length}(RTS); i++$ ) { "; (8)
    for  $k = 1, \dots, |RTS|$  (9)
      output_code( $D_{i_k}$ ); (10)
    output "}"; (11)
  }

```

$IFR(A_i)$ : # transitions in  $A_i$  with independent firing rates

dent firing rate. Here, a transition is said to have an independent firing rate if it is a source transition and its firing does not depend on any tokens being in any place. This method of task code generation optimizes (minimizes) the number of tasks in a process because the degree of concurrency in a process is equal to the number of independently firing transitions [16]. The transitions that constitute a task can be either a subset of a single CF component or a union of two or more subsets of different CF components.

Table 3 shows code generation for a task. A switch-case structure is generated whenever a conflicting transition is encountered, such that each choice of the conflict is represented by a case statement. Each case in the structure is constructed by scanning parts of the task from different CF components. In the case of multi-rate TFCPN, the following three cases hold, where  $\text{NumFire}(t)$  is the number of times a transition  $t$  fires in a given QSDS schedule:

1.  $\text{NumFire}(t_i) < \text{NumFire}(t_{i-1})$ : a transition  $t_{i-1}$  may fire several times for tokens to accumulate in an output place such that some succeeding transition  $t_i$  that needs more than one token is enabled for firing. A  $\text{count}(p)$  variable is used to keep track of tokens accumulated at place  $p$ .
2.  $\text{NumFire}(t_i) > \text{NumFire}(t_{i-1})$ : after a transition  $t_{i-1}$  fires once, there may be more than enough tokens in one of its output places such that a succeeding transition  $t_i$  may have to fire several times to consume the generated tokens. A  $\text{count}(p)$  variable is used to keep track of tokens left unconsumed at place  $p$ .
3.  $\text{NumFire}(t_i) = \text{NumFire}(t_{i-1})$ : since both successive transitions have the same rate, a direct output of the transition computation code is performed.

After all task codes are generated for each process. A *main()* procedure is generated by constructing a schedule-loop for the real-time schedules generated during dynamic real-time scheduling.

#### 4. APPLICATION EXAMPLE

A 2-process example is given in this section to illustrate the proposed ERTS synthesis algorithm, including code generation. Figure 2 shows two TFCPN ( $F_1$  and  $F_2$ ) and the associated firing in-

**Table 3: Task Code Generation Algorithm**

```

generate_task_code( $d_{ij}$ )
 $d_{ij}$ :  $j$ th task with independent firing rate in  $A_i$ , where
 $d_{ij} = \{d_{ijk} \mid d_{ijk} = \langle t_{k0}, t_{k1}, \dots, t_{ku_k} \rangle, k \geq 0\}$  {
  output  $t_0$ ; //  $t_0$ : source transition (1)
  for each ICF sub-component  $d_{ijk}$  in  $d_{ij}$  { (2)
    for  $l = 1, \dots, u_k$  { (3)
      if  $t_l$  is visited continue; (4)
      if  $t_l$  is a conflicting transition in  $T_i$  { (5)
        if  $p = \text{in\_place}(t_l)$  is not yet visited (6)
          output "switch( $p$ ) {"; (7)
          else output "break;"; (8)
          output "case  $t_l$ : call  $t_l$ "; (9)
          for all  $p' = \text{out\_place}(t_l)$  (10)
            output "count( $p'$ ) += F( $t_l, p'$ );"; (11)
            times_visited $_p$  ++; } (12)
          if  $\text{NumFire}(t_l) < \text{NumFire}(t_{l-1})$  { (13)
            output "if (count( $p$ ) >= F( $p, t_l$ )) {"; (14)
            output "call  $t_l$ "; (15)
            output "count( $p$ ) -= (16)
              NumFire( $t_{l-1}$ ); }"; } (16)
          if  $\text{NumFire}(t_l) > \text{NumFire}(t_{l-1})$  { (17)
            output "while (count( $p$ ) (18)
              >= F( $p, t_l$ )) { call  $t_l$ "; (18)
            for all  $p = \text{in\_place}(t_l)$  (19)
              output "count( $p$ ) -= F( $p, t_l$ );"; (20)
            output "}; } (21)
          if  $\text{NumFire}(t_l) = \text{NumFire}(t_{l-1})$  { (22)
            output "count( $p$ ) -= F( $p, t_l$ );"; (23)
            output "call  $t_l$ "; (24)
            output "count( $p'$ ) += F( $t_l, p'$ );"; (25)
          if times_visited $_p = \text{num\_choice}(p)$  (26)
            output " "; } }
  }
}

```

tervals, which constitute the ERTS requirements. Our goal is to generate feasible scheduled code from the requirements.

According to our proposed algorithm (Table 1), we apply quasi-static data scheduling and dynamic real-time scheduling to the given system.

**QSDS for  $F_1$ :** Since  $t_{12}$  and  $t_{13}$  are conflicting transitions, two CF components ( $R_{11}$  and  $R_{12}$  in Fig. 3) are derived, which are then individually scheduled, resulting in the following two schedules, with their associated execution time intervals.

$$v_{11} = (t_{11}t_{12}t_{11}t_{12}t_{14}), \quad 11 \leq \tau(v_{11}) \leq 22 \quad (1)$$

$$v_{12} = (t_{11}t_{13}t_{15}t_{15}), \quad 13 \leq \tau(v_{12}) \leq 26 \quad (2)$$

There are two sets of valid schedules for this TFCPN:

$$\Sigma_1 = \{v_{11}, v_{12}\} \quad (3)$$

$$\Sigma_2 = \{v_{12}, (t_{11}t_{12}v_{12}^k t_{11}t_{12}t_{14}, \forall k \in \mathcal{N} \cup \{\infty\})\} \quad (4)$$

**QSDS for  $F_2$ :** Since  $t_2$  and  $t_3$  are conflicting transitions, two CF components ( $R_{21}$  and  $R_{22}$  in Fig. 4) are derived, which are then individually scheduled, resulting in the following two schedules, with their associated execution time intervals.

$$v_{21} = (t_{21}t_{22}t_{24}t_{24}t_{26}t_{26}t_{26}t_{26}t_{28}t_{28}t_{26}), \quad 31 \leq \tau(v_{21}) \leq 68 \quad (5)$$

$$v_{22} = (t_{21}t_{23}t_{25}t_{27}t_{27}t_{28}t_{28}t_{26}), \quad 15 \leq \tau(v_{22}) \leq 36 \quad (6)$$




Figure 2: Application Example  $S = (F_1, F_2)$




Figure 3: Conflict-Free Components for  $F_1$

Task	Priority	$\pi_i$	$\tau_{max}(\Sigma_1)$	$\tau_{max}(\Sigma_2)$
$T_1$	1	100	26	48
$T_2$	2	110	68	68
Schedulable			Yes	No
Algorithms			RM, EDF[12]	

The set of valid schedules for this TFCPN is as given below.

$$\Sigma_3 = \{v_{21}, v_{22}\} \quad (7)$$

**DRTS for  $S$ :** As shown in Table 4, when we used  $\Sigma_1$  as the set of valid QSDS schedules for  $F_1$  and applied the rate-monotonic scheduling algorithm to  $S$ , we found that though the total utilization (0.87818) is above the Liu and Layland's bound of  $2(2^{1/2} - 1) = 0.828$ , yet  $S$  is rate-monotonic schedulable. If instead of  $\Sigma_1$ , we used  $\Sigma_2$  as the set of QSDS schedules for  $F_1$ , the system was not schedulable as the utilization is above 1. This example shows how the synthesis of an ERTS depends on both QSDS and DRTS.

**Code Generation for  $S$ :** After performing QSDS for each TFCPN and DRTS for the full system, embedded real-time software code is generated for the system  $S$ . Applying our code generation algorithm (Table 2), the generated code for  $task_{11}()$  of  $F_1$  is shown in Table 5. Since there is only one source transition in  $F_1$ , there is only one task in the process for this TFCPN. In the case of  $F_2$ , there are two source transitions with independent firing rates, hence there are two tasks, namely  $task_{21}$  and  $task_{22}$ , the codes of which are given in Tables 6 and 7. Thus, in total there are three concurrent tasks in the two process code for system  $S$ . It must be noted that calling the transitions in the code, in fact, represents a sequence of




Figure 4: Conflict-Free Components for  $F_2$

computations as modeled by the transition. The  $main()$  program is generated according to the DRTS schedules. A non-preemptive version is given in Table 8. Preemption can be added.

## 5. CONCLUSION

The formal automatic synthesis of *Embedded Real-Time Software* (ERTS) was proposed through an algorithm along with code generation that minimizes the number of tasks in a concurrent system. Two phases of scheduling, namely *Quasi-Static Data Scheduling* (QSDS) and *Dynamic Real-Time Scheduling* (DRTS), clearly distinguish between data and time scheduling, which respectively tries to satisfy the limited memory and processor requirements of an embedded system. When an ERTS is transferred to a faster processor, as long as preemptive scheduling is used, there is no need of re-scheduling the software. When an ERTS is installed in two embedded systems with different memory space sizes but same computation power then we need only perform QSDS twice. The same holds for DRTS in the case of different processing power.

## 6. REFERENCES

- [1] K. Altisen, G. Gobler, A. Pnueli, J. Sifakis, S. Tripakis, and

**Table 5: ERTS Code for *task<sub>11</sub>***

```

task110 { // d11 = (t11, t12, t14, t13, t15)
  call t11;
  switch(p1) {
    case t12: call t12; count(p2) += 1;
              if(count(p2) ≥ 2)
                { call t14; count(p2) -= 2; }
              break;
    case t13: call t13; count(p3) += 2;
              while(count(p3) ≥ 1)
                { call t15; count(p3) -= 1; }
              break; }
}

```

**Table 6: ERTS Code for *task<sub>21</sub>***

```

task210 { // d21 = (t21, t22, t24, t26, t23, t25, t27)
  call t21;
  switch(p1) {
    case t22: call t22; count(p2) += 2;
              while(count(p2) ≥ 1) {
                count(p4) += 2; call t24; count(p2) -= 1; }
              while(count(p4) ≥ 1) {
                call t26; count(p4) -= 1; }
              break;
    case t23: call t23; count(p3) += 1; count(p3) -= 1;
              call t25; count(p5) += 2; count(p5) += 2;
              while(count(p5) ≥ 1 ∧ count(p6) ≥ 1) {
                call t27; count(p5) -= 1; count(p6) -= 1; }
              break; }
}

```

**Table 7: ERTS Code for *task<sub>22</sub>***

```

task220 { // d22 = (t28, t29, t26)
  call t28; call t29; call t26;
}

```

**Table 8: ERTS Code for *main()***

```

main() {
  k11 = k21 = k22 = 0; // iteration numbers
  while true {
    if(now() - α11 ≥ k11 × 100) { task11(); k11 ++; }
    if(now() - α21 ≥ k21 × 110) { task21(); k21 ++; }
    if(now() - α22 ≥ k22 × 110) { task22(); k22 ++; }
  }
}

```

now(): current time; α<sub>11</sub>, α<sub>21</sub>, α<sub>22</sub>: release offset time

— *the Euromicro Journal*, 46(15):1435–1450, December 2000.

- S. Yovine. A framework for scheduler synthesis. In *Real-Time System Symposium (RTSS'99)*. IEEE Computer Society Press, 1999.
- [2] F. Balarin and M. Chiodo. Software synthesis for complex reactive embedded systems. In *Proc. of International Conference on Computer Design (ICCD'99)*, pages 634 – 639. IEEE CS Press, October 1999.
  - [3] F. Balarin and et al. *Hardware-software Co-design of Embedded Systems: the POLIS approach*. Kluwer Academic Publishers, 1997.
  - [4] J.-M. Fu, T.-Y. Lee, P.-A. Hsiung, and S.-J. Chen. Hardware-software timing coverification of distributed embedded systems. *IEICE Trans. on Information and Systems*, E83-D(9):1731–1740, September 2000.
  - [5] P.-A. Hsiung. Timing coverification of concurrent embedded real-time systems. In *Proc. of the 7th IEEE/ACM International Workshop on Hardware Software Codesign (CODES'99)*, pages 110 – 114. ACM Press, May 1999.
  - [6] P.-A. Hsiung. CMAPS: A cosynthesis methodology for application-oriented parallel systems. *ACM Transactions on Design Automation of Electronic Systems*, 5(1):51–81, January 2000.
  - [7] P.-A. Hsiung. Embedded software verification in hardware-software codesign. *Journal of Systems Architecture*
  - [8] P.-A. Hsiung. Hardware-software timing coverification of concurrent embedded real-time systems. *IEE Proceedings on Computers and Digital Techniques*, 147(2):81–90, March 2000.
  - [9] P.-A. Hsiung. Synthesis of parametric embedded real-time systems. In *Proc. of the International Computer Symposium (ICS'00), Workshop on Computer Architecture (ISBN 957-02-7308-9)*, pages 144–151, December 2000.
  - [10] P.-A. Hsiung. POSE: A parallel object-oriented synthesis environment. *ACM Transactions on Design Automation of Electronic Systems*, 6(1):to appear, January 2001.
  - [11] B. Lin. Software synthesis of process-based concurrent programs. In *Proc. of Design Automation Conference (DAC'98)*, pages 502 – 505. ACM Press, June 1998.
  - [12] C. Liu and J. Laylang. Scheduling algorithms for multiprogramming in a hard-real-time environment. *Journal of the Association for Computing Machinery*, 20(1):46–61, January 1973.
  - [13] O. Maler, A. Pnueli, and J. Sifakis. On the synthesis of discrete controllers for timed systems. In *12th Annual Symposium on Theoretical Aspects of Computer Science (STACS'95)*, volume 900, pages 229 – 242. Lecture Notes in Computer Science, Springer Verlag, March 1995.
  - [14] P. Merlin and G. Bochman. On the construction of submodule specifications and communication protocols. *ACM Trans. on Programming Languages and Systems*, 5(1):1 – 25, January 1983.
  - [15] P. Merlin and D. Farber. Recoverability of communication protocols – implication of a theoretical study. *IEEE Transactions on Communications*, September 1976.
  - [16] M. Sgroi, L. Lavagno, Y. Watanabe, and A. Sangiovanni-Vincentelli. Synthesis of embedded software using free-choice petri nets. In *Proc. Design Automation Conference (DAC'99)*. ACM Press, June 1999.
  - [17] X. Zhu and B. Lin. Compositional software synthesis of communicating processes. In *Proc. of International Conference on Computer Design (ICCD'99)*, pages 646 – 651. IEEE CS Press, October 1999.