




How do I use all this?

Outline

- 1 Informal Introduction
- 2 Formal Definitions
 - Reactive Systems
 - Witnessed Refinement Proofs
 - Slicing Reactive Systems
 - Decomposing Refinement Proofs
- 3 Formal Example: Three-Stage Pipeline
- 4 Informal Example: Dataflow Processor Array









```

load    r1  1
xnor    r2  r1  r1
store   r2

```




load	r1	1		r1 := 1
xnor	r2	r1	r1	r2 := 0
store	r2			out := 0





load	r1	1		r1 := 1
xnor	r2	r1	r1	r2 := 0
store	r2			out := 0


Notes:


1. Store instruction results in an output
2. Memory hierarchy is not represented
3. Why do we need "stall" ?


















∇







need for "stall" in ISA






witnessed
refinement






witnessed refinement





Limitation:
State explosion





Why not decompose proof?

∇














EXECUTE





∇






Why not decompose proof?


∇







Why not decompose proof?


∇







∇














∇







"out" proof







"out" proof














"out" proof

















"opr1" proof


V







"opr1" proof









"opr1" proof










V



But... is this really practical?

Outline

- 1 Informal Introduction
- 2 Formal Definitions
 - Reactive Systems
 - Witnessed Refinement Proofs
 - Slicing Reactive Systems
 - Decomposing Refinement Proofs
- 3 Formal Example: Three-Stage Pipeline
- 4 Informal Example: Dataflow Processor Array


VGI Chip

- VGI = “Video-Graphics-Image”
- Designed by Infopad group at Berkeley
- Purpose: web-based image processing
- Designed using
 - VHDL (control)
 - Schematics (data path)


VGI Architecture

- 16 clusters with 6 processors in each
 - 4 compute, 1 memory, 1 I/O
- ~30K logic gates per processor
- ~800 latches per processor
- Pipelined compute processors
- Low latency data transfer between processors - complex control

VGI Architecture




→ Complex handshake



→ FIFO buffer

∨



→ Complex handshake

Difficulties in Verification

Size of the VGI chip

- ~800 latches in each compute processor
- 64 compute processors
- Need two levels of “divide and conquer”

Different time scales

- Two-phase clk and level-sensitive latches in implementation
- Need special assume-guarantee rule

VGI Results

- All lemmas (except ALU) checked by Mocha in a few minutes
- Three bugs in communication control found and fixed
- Abstract definitions crucial - designer insight needed

www.eecs.berkeley.edu/~mocha