Computer Architectures

Chapter 6

I/O issues

Tien-Fu Chen

National Chung Cheng Univ.

© by Tien-Fu Chen@CCU

Input / Output Issues

□ I/O organization

Bus issue -

- ✤ CPU-memory bus,
- ✤ I/O bus
- * Bus width
- A/D multiplex
- * Split transaction
- Synchronous vs. asynchronous

□ Interface to CPU

- Polling device
- ✤ Interrupt-driven I/O
- Memory-mapped I/O
- Direct memory access
 (DMA)
- I/O processors

□ Interaction with OS

- * state date
- * DMA vs. virtual memory
- * Disk caches

Disk array - RAID

© by Tien-Fu Chen@CCU

Chap6 - 0

What is a bus?

A Bus Is:



□ shared communication link

□ single set of wires used to connect multiple

subsystems



□A Bus is also a fundamental tool for composing large, complex systems

* systematic means of abstraction

© by Tien-Fu Chen@CCU

Chap6 - 2

Advantages of Buses



□Versatility:

- * New devices can be added easily
- Peripherals can be moved between computer systems that use the same bus standard

Low Cost:

* A single set of wires is shared in multiple ways

Disadvantage of Buses



□It creates a communication bottleneck

* The bandwidth of that bus can limit the maximum I/O throughput

□The maximum bus speed is largely limited by:

- The length of the bus
- * The number of devices on the bus
- * The need to support a range of devices with:
 - > Widely varying latencies

© by Tien-Fu Chen@CCU

Chap6 - 4

General Organization of a Bus



Control lines:

- * Signal requests and acknowledgments
- * Indicate what type of information is on the data lines

Data lines carry information between the source and the destination:

- Data and Addresses
- Complex commands

Master versus Slave



□A <u>bus transaction</u> includes two parts:

□ Master is the one who starts the bus transaction by:

sissuing the command (and address)

□Slave is the one who responds to the address by:

- * Sending data to the master if the master ask for data
- * Receiving data from the master if the master wants to send data

© by Tien-Fu Chen@CCU

Chap6 - 6

Types of Busses

□ Processor-Memory Bus (design specific)

- Short and high speed
- * Only need to match the memory system
 - > Maximize memory-to-processor bandwidth
- * Connects directly to the processor
- * Optimized for cache block transfers

□I/O Bus (industry standard)

- * Usually is lengthy and slower
- * Need to match a wide range of I/O devices
- * Connects to the processor-memory bus or backplane bus

□Backplane Bus (standard or proprietary)

* Backplane: an interconnection structure within the chassis

Allow processors, memory, and I/O devices to coexist
 © by Tien-Fu Chen@CCU

Example: Pentium System Organization



A Two-Bus System



□I/O buses tap into the processor-memory bus via bus adaptors:

- * Processor-memory bus: mainly for processor-memory traffic
- * I/O buses: provide expansion slots for I/O devices

□ Apple Macintosh-II

- * NuBus: Processor, memory, and a few selected I/O devices
- * SCCI Bus: the rest of the I/O devices





□A small number of backplane buses tap into the processormemory bus

- * Processor-memory bus is only used for processor-memory traffic
- * I/O buses are connected to the backplane bus

Advantage: loading on the processor bus is greatly reduced

© by Tien-Fu Chen@CCU

Chap6 - 10

North/South Bridge architectures:separate busses



- * Graphics bus (for fast frame buffer)
- * I/O busses are connected to the backplane bus

□ Advantage:

- * Busses can run at different speeds
- Much less overall loading!

Synchronous and Asynchronous Bus

Synchronous Bus:

- Includes a clock in the control lines
- * A fixed protocol for communication that is relative to the clock
- * Advantage: involves very little logic and can run very fast
- bisadvantages:
 - > Every device on the bus must run at the same clock rate
 - > To avoid clock skew, they cannot be long if they are fast

□Asynchronous Bus:

- * It is not clocked
- * It can accommodate a wide range of devices
- * It can be lengthened without worrying about clock skew
- * It requires a handshaking protocol

© by Tien-Fu Chen@CCU

Chap6 - 12



Bus Master: has ability to control the bus, initiates transaction

- Bus Slave: module activated by the transaction
- Bus Communication Protocol: specification of sequence of events and timing requirements in transferring information.

Asynchronous Bus Transfers: control lines (req, ack) serve to orchestrate sequencing.

Synchronous Bus Transfers: sequence relative to common clock.

Arbitration: Obtaining Access to the Bus

Bus
Master
Master

Control: Master initiates requests Data can go either way

Bus Slave

□One of the most important issues in bus design:

* How is the bus reserved by a device that wishes to use it?

Chaos is avoided by a master-slave arrangement:

- Only the bus master can control access to the bus: It initiates and controls all bus requests
- * A slave responds to read and write requests

□The simplest system:

- * Processor is the only bus master
- * All bus requests must be controlled by the processor

 Major drawback: the processor is involved in every transaction © by Tien-Fu Chen@CCU
 Chap6 - 14

Multiple Potential Bus Masters: Need for Arbitration

□ Bus arbitration scheme:

- * A bus master wanting to use the bus asserts the bus request
- $\ast\,$ A bus master cannot use the bus until its request is granted
- A bus master must signal to the arbiter the end of the bus utilization

□ Bus arbitration schemes usually try to balance two factors:

- Bus priority: the highest priority device should be serviced first
- Fairness: Even the lowest priority device should never be completely locked out from the bus

Bus arbitration schemes can be divided into four broad classes:

- Daisy chain arbitration
- * Centralized, parallel arbitration
- Distributed arbitration by self-selection: each device wanting the bus places a code indicating its identity on the bus.
- Distributed arbitration by collision detection:
 Each device just "goes for it". Problems found after the fact.

The Daisy Chain Bus Arbitrations Scheme



□Advantage: simple

Disadvantages:

- Cannot assure fairness:
 - A low-priority device may be locked out indefinitely
- * The use of the daisy chain grant signal also limits the bus speed

© by Tien-Fu Chen@CCU

Chap6 - 16

Centralized Parallel Arbitration



□Used in essentially all processor-memory busses and in high-speed I/O busses

Simple Synchronous Protocol



- * memory (slave) may take time to respond
- * it may need to control data rate

© by Tien-Fu Chen@CCU

Chap6 - 18

Typical Synchronous Protocol



□Slave indicates when it is prepared for data xfer

□Actual transfer goes at bus rate

© by Tien-Fu Chen@CCU

1993 Backplane/IO Bus Survey

Bus	SBus	TurboChannel	MicroChannel	PCI
Originator	Sun	DEC	IBM	Intel
Clock Rate (MHz)	16-25	12.5-25	async	33
Addressing	Virtual	Physical	Physical	Physical
Data Sizes (bits)	8,16,32	8,16,24,32	8,16,24,32,64	8,16,24,32,64
Master	Multi	Single	Multi	Multi
Arbitration	Central	Central	Central	Central
32 bit read (MB/s)	33	25	20	33
Peak (MB/s)	89	84	75	111 (222)
Max Power (W)	16	26	13	25

© by Tien-Fu Chen@CCU

Chap6 - 20

Processor Interface Issues

□ Processor interface

- Interrupts
- Memory mapped I/O

□ I/O Control Structures

- Polling
- ✤ Interrupts
- * DMA
- I/O Controllers
- I/O Processors

□Capacity, Access Time, Bandwidth

□ Interconnections

Busses

I/O Interface



Memory Mapped I/O



© by Tien-Fu Chen@CCU

Interrupt Driven Data Transfer



© by Tien-Fu Chen@CCU

Programmed I/O (Polling)



Chap6 - 24

Delegating I/O Responsibility from the CPU: IOP



Delegating I/O Responsibility from the CPU: DMA

CPU sends a starting address, direction, and length count to DMAC. Then issues "start".

Direct Memory Access (DMA):

- * External to the CPU
- Act as a master on the bus
- Transfers blocks of data to or from memory without CPU intervention



DMAC provides handshake signals for Peripheral Controller, and Memory Addresses and handshake signals for Memory.

Direct Memory Access



Redundant Arrays of (Inexpensive) Disks

□Files are "striped" across multiple disks

□Redundancy yields high data availability

- <u>Availability</u>: service still provided to user, even if some components failed
- * Disks will still fail

Contents reconstructed from data redundantly stored in the array

- \Rightarrow Capacity penalty to store redundant info
- \Rightarrow Bandwidth penalty to update redundant info

Mirroring/Shadowing (high capacity cost)

Horizontal Hamming Codes (overkill)

Parity & Reed-Solomon Codes

Failure Prediction (no capacity overhead!) VaxSimPlus — Technique is controversial

Techniques:

RAID 1: Disk Mirroring/Shadowing



- Each disk is fully duplicated onto its "shadow" Very high availability can be achieved
- Bandwidth sacrifice on write: Logical write = two physical writes
- Reads may be optimized
- Most expensive solution: 100% capacity overhead

Targeted for high I/O rate , high availability environments

© by Tien-Fu Chen@CCU

Chap6 - 30

RAID 3: Parity Disk



Parity computed across recovery group to protect against hard disk failures

33% capacity cost for parity in this configuration wider arrays reduce capacity costs, decrease expected availability, increase reconstruction time

• Arms logically synchronized, spindles rotationally synchronized logically a single high capacity, high transfer rate disk

Targeted for high bandwidth applications: Scientific, Image Processing

Inspiration for RAID 4

- RAID 3 relies on parity disk to discover errors on Read
- □ But every sector has an error detection field
- □ Rely on error detection field to catch errors on read, not on the parity disk
- □ Allows independent reads to different disks simultaneously

© by Tien-Fu Chen@CCU

Chap6 - 32



Inspiration for RAID 5

□RAID 4 works well for small reads

□Small writes (write to one disk):

- Option 1: read other data disks, create new sum and write to Parity Disk
- Option 2: since P has old sum, compare old data to new data, add the difference to P
- □Small writes are limited by Parity Disk: Write to D0, D5 both also write to P disk



© by Tien-Fu Chen@CCU

Chap6 - 34

<u>Redundant Arrays of Inexpensive Disks RAID 5:</u> High I/O Rate Interleaved Parity



Problems of Disk Arrays: Small Writes



Subsystem Organization



System Availability: Orthogonal RAIDs



Data Recovery Group: unit of data redundancy

Redundant Support Components: fans, power supplies, controller, cables© by Tien-Fu Chen@CCUBChap6 - 38



Summary: RAID Techniques: Goal was performance, popularity due to reliability of storage





© by Tien-Fu Chen@CCU

Network Attached Storage (NAS)



Bus Summary

□Buses are important for building large-scale systems

- Their speed is critically dependent on factors such as length, number of devices, etc.
- * Critically limited by capacitance
- * Tricks: esoteric drive technology such as GTL

□Important terminology:

- * Master: The device that can initiate new transactions
- * Slaves: Devices that respond to the master

□Two types of bus timing:

- Synchronous: bus includes clock
- * Asynchronous: no clock, just REQ/ACK strobing

Direct Memory Access (DMA) allows fast, burst transfer into processor's memory:

- * Processor's memory acts like a slave
- Probably requires some form of cache-coherence so that DMA'ed memory can be invalidated from cache.

© by Tien-Fu Chen@CCU

Chap6 - 42

I/O Summary:

□I/O performance limited by weakest link in chain between OS and device

Three Components of Disk Access Time:

- * Seek Time: advertised to be 8 to 12 ms. May be lower in real life.
- * Rotational Latency: 4.1 ms at 7200 RPM and 8.3 ms at 3600 RPM
- * Transfer Time: 2 to 12 MB per second

□I/O device notifying the operating system:

- * Polling: it can waste a lot of processor time
- * I/O interrupt: similar to exception except it is asynchronous

Delegating I/O responsibility from the CPU: DMA, or even IOP