

Intermediate Code Generation


Intermediate Code Generation

- Intermediate languages
- Declarations
- Expressions
- Statements

Intermediate Languages

a := b * - c + b * - c

- Syntax tree



- Postfix notation

a b c - * b c - * + :=

- Three-address code

MIPS Processors

- MIPS is a **load-store architecture**, which means that **only** load and store instructions access memory
- Computation instructions operate only on values in **registers**

SPIM Simulator

- SPIM is a software simulator that runs programs written for MIPS R2000/R3000 processors
- SPIM's name is just MIPS spelled backwards
- SPIM can read and immediately execute MIPS assembly language files or MIPS executable files
- SPIM contains a debugger and provides a few operating system-like services

MIPS Registers

Name	Number	Usage
\$zero	0	constant 0
\$v0~\$v1	2~3	return value of a function
\$a0~\$a3	4~7	arguments
\$t0~\$t7	8~15	temporary (not preserved across call)
\$s0~\$s7	16~23	saved temporary (preserved across call)
\$t8~\$t9	24~25	temporary (not preserved across call)
\$k0~\$k1	26~27	reserved for OS kernel
\$gp	28	pointer to global area
\$sp	29	stack pointer
\$fp	30	frame pointer
\$ra	31	return address
\$f0~f31		registers for floating-point

Addressing Modes

Format	Address computation
register	contents of register
imm	immediate
imm(register)	contents of (immediate + contents of register)
label	address of label

Load, Store and Move Instructions

li	rd, imm	$rd \leftarrow imm$
la	rd, label	$rd \leftarrow label$
lw	rd, imm(rs)	$rd \leftarrow imm(rs)$
sw	rd, imm(rs)	$imm(rs) \leftarrow rd$
move	rd, rs	$rd \leftarrow rs$

Arithmetic Instructions

add	rd, rs, rt	$rd \leftarrow rs + rt$
sub	rd, rs, rt	$rd \leftarrow rs - rt$
mul	rd, rs, rt	$rd \leftarrow rs * rt$
div	rd, rs, rt	$rd \leftarrow rs / rt$
rem	rd, rs, rt	$rd \leftarrow rs \% rt$
neg	rd, rs	$rd \leftarrow - rs$

Branch Instructions

beq rs, rt, label
bne rs, rt, label
bgt rs, rt, label
bge rs, rt, label
blt rs, rt, label
ble rs, rt, label
b label

branch to label if $rs == rt$
branch to label if $rs != rt$
branch to label if $rs > rt$
branch to label if $rs \geq rt$
branch to label if $rs < rt$
branch to label if $rs \leq rt$
branch to label


Assembler Syntax

- **Comments** in assembler files begin with a sharp sign (#) and continue to the end of the line
- **Identifiers** are a sequence of alphanumeric characters, underbars (_), and dots (.) that do not begin with a number
- **Opcodes** are reserved words that cannot be used as identifiers

Assembler Syntax

- Labels are declared by putting them at the beginning of a line followed by a colon
- Numbers are base 10 by default. If they are preceded by 0x, they are interpreted as hexadecimal

Memory Layout



Assembler Directives

.text

Subsequent items are put in the user text segment. These items may only be instructions.

.data

Subsequent items are stored in the data segment.

.word n

Store the 32-bit value n in current memory word

System Calls

- SPIM provides a small set of operating system-like services through the **system call (syscall)** instruction
- To request a service, a program loads the system call code into register **\$v0** and arguments into registers **\$a0~\$a3**
- System calls that return values put their results in register **\$v0**

System Call Code

Service	Code	Arguments	Result
print_int	\$v0= 1	\$a0=integer	
read_int	\$v0= 5		integer in \$v0
exit	\$v0=10		

Counters: Registers and Labels

- Counter **reg** maintains the temporary registers and is initialized to zero.
- The counter **reg** is incremented after allocating a register and is decremented after reclaiming a register.
- Counter **label** maintains the labels for control of flow and is initialized to one.
- The counter **label** is incremented after allocating a label and label is never reclaimed.

Declarations

Inherited: S.reg, S.label
Synthesized: S.nreg, S.nlabel

$P \rightarrow \{emit(\text{“.data”});\} D$
 $\{emit(\text{“.text”}); S.\text{reg} = 0; S.\text{label} = 1;\} S$

$D \rightarrow T \{L.\text{in} := T.\text{type};\} L D \mid \epsilon$

$T \rightarrow \mathbf{int} \{T.\text{type} := \text{integer};\}$

$L \rightarrow \{L_1.\text{in} := L.\text{in};\} L_1 ;$
 $\mathbf{id} \ \{\text{if } L.\text{in} = \text{integer} \text{ then}$
 $\quad \quad \quad \text{emit}(\mathbf{id}.\text{text} \mid “:” \mid \text{“.word 0”});\}$

$L \rightarrow \mathbf{id} \ \{\text{if } L.\text{in} = \text{integer} \text{ then}$
 $\quad \quad \quad \text{emit}(\mathbf{id}.\text{text} \mid “:” \mid \text{“.word 0”});\}$

An Example

```
main() {  
    int n;  
    int s;  
    int i;  
  
    read n;  
  
    if ( n < 1 ) {  
        write -1;  
        return;  
    } else {  
        s = 0;  
    } fi  
  
    i = 1;  
    while ( i <= n ) {  
        s = s + i;  
        i = i + 1;  
    }  
    write s;  
    return;  
}
```

An Example

```
.data  
n:    .word  0  
s:    .word  0  
i:    .word  0
```

Assignments

Inherited: E.reg

Synthesized: E.nreg, E.place

$S \rightarrow \mathbf{id} := \{E.\text{reg} = S.\text{reg};\} E$

{emit("la" || E.nreg || ", " || **id**.label);

emit("sw" || E.place || ", " || "0(" || E.nreg || ")");

S.nreg = E.nreg - 1; S.nlabel = S.label;}

$E \rightarrow \{E_1.\text{reg} = E.\text{reg};\} E_1 + \{E_2.\text{reg} = E_1.\text{nreg};\} E_2$

{emit("add" || E₁.place || ", "

|| E₁.place || ", " || E₂.place);

E.nreg = E₂.nreg - 1; E.place := E₁.place;}

Assignments

$E \rightarrow - \{E_1.\text{reg} = E.\text{reg};\} E_1$
 {emit("neg" || E₁.place || ", " || E₁.place);
 E.nreg = E₁.nreg; E.place := E₁.place;}

$E \rightarrow (\{E_1.\text{reg} = E.\text{reg};\} E_1)$
 {E.nreg = E₁.nreg; E.place := E₁.place;}

$E \rightarrow \mathbf{id} \ \{\text{emit("la" || E.reg || ", " || id.label);}$
 emit("lw" || E.reg || ", " || "0(" || E.reg || ")");
 E.place := E.reg; E.nreg = E.reg + 1;}

$E \rightarrow \text{num} \ \{\text{emit("li" || E.reg || ", " || num.value);}$
 E.place := E.reg; E.nreg = E.reg + 1;}

An Example

```
main() {  
    int n;  
    int s;  
    int i;  
  
    read n;  
  
    if ( n < 1 ) {  
        write -1;  
        return;  
    } else {  
        s = 0;  
    } fi  
  
    i = 1;  
    while ( i <= n ) {  
        s = s + i;  
        i = i + 1;  
    }  
    write s;  
    return;  
}
```

An Example


```
# s := 0;  
li    $t0, 0  
la    $t1, s  
sw    $t0, 0($t1)
```

```
# s := s + i;  
la    $t0, s  
lw    $t0, 0($t0)  
la    $t1, i  
lw    $t1, 0($t1)  
add  $t0, $t0, $t1  
la    $t1, s  
sw    $t0, 0($t1)
```

Flow-of-Control Statements


$S \rightarrow \text{if } B \text{ then } S_1$
| $\text{if } B \text{ then } S_1 \text{ else } S_2$
| $\text{while } B \text{ do } S_1$
| $\text{switch } E \text{ begin}$
 | $\text{case } V_1 : S_1$ Inherited: $B.\text{reg}, B.\text{label},$
 | \dots $B.\text{true}, B.\text{false}$
 | $\text{case } V_{n-1} : S_{n-1}$ Synthesized: $B.\text{nreg}, B.\text{nlabel}$
 | $\text{default: } S_n$
 | end

Conditional Statements



```
S → if {B.true := S.label++;
          B.false := S.label++;
          B.reg := S.reg;
          B.label := S.label;}
        B then
          {emit(B.true || ":");
           S1.reg = B.nreg;
           S1.label = B.nlabel;}
        S1 {emit(B.false || ":");
           S.nreg := S1.nreg;
           S.nlabel := S1.nlabel;}
```

Conditional Statements



$S \rightarrow \text{if}$

```
{B.true := S.label++;
B.false := S.label++;
Lnext := S.label++;
B.reg := S.reg; B.label := S.label;}
```

B then

```
{emit(B.true || ":");
S1.reg = B.nreg; S1.label = B.nlabel;}
```


S₁ else

```
{emit("b" || Lnext); emit(B.false || ":");
S2.reg := S1.nreg;
S2.label := S1.nlabel;}
```

S₂

```
{emit(Lnext || ":");
S.nreg := S2.nreg;
S.nlabel := S2.nlabel;}
```

Loop Statements



```
S → {Lbegin := S.label++;  
      emit(Lbegin || ":");}

while  
{B.true := S.label++;  
 B.false := S.label++;  
 B.reg := S.reg; B.label := S.label; }

B do  
{emit(B.true || ":";  
 S1.reg = B.nreg;  
 S1.label = B.nlabel; }

S1  
{emit("b" || Lbegin);  
 emit(B.false || ":");

S.nreg := S1.nreg;  
 S.nlabel := S1.nlabel; }
```

Boolean Expressions

$B \rightarrow \{B_1.\text{true} := B.\text{true}; B_1.\text{false} := B.\text{label}++;$
 $B_1.\text{reg} = B.\text{reg}; B_1.\text{label} = B.\text{label};\}$

B_1 or

{emit($B_1.\text{false} \parallel ":"$);
 $B_2.\text{true} := B.\text{true}; B_2.\text{false} := B.\text{false};$
 $B_2.\text{reg} := B_1.\text{nreg}; B_2.\text{label} := B_1.\text{nlabel};\}$

B_2

{ $B.\text{nreg} := B_2.\text{nreg}; B.\text{nlabel} := B_2.\text{nlabel};\}$ }

Boolean Expressions

$B \rightarrow \{B_1.\text{true} := B.\text{label}++; B_1.\text{false} := B.\text{false};$
 $B_1.\text{reg} = B.\text{reg}; B_1.\text{label} = B.\text{label};\}$

B_1 **and**

{emit($B_1.\text{true} \mid :$);
 $B_2.\text{true} := B.\text{true}; B_2.\text{false} := B.\text{false};$
 $B_2.\text{reg} := B_1.\text{nreg}; B_2.\text{label} := B_1.\text{nlabel};\}$

B_2

{ $B.\text{nreg} := B_2.\text{nreg}; B.\text{nlabel} := B_2.\text{nlabel};\}$ }

Boolean Expressions

$B \rightarrow \text{not}$

{ $B_1.\text{true} := B.\text{false}; B_1.\text{false} := B.\text{true};$
 $B_1.\text{reg} = B.\text{reg}; B_1.\text{label} = B.\text{label};$ }

B_1

{ $B.\text{nreg} := B_1.\text{nreg}; B.\text{nlabel} := B_1.\text{nlabel};$ }

$B \rightarrow "("$

{ $B_1.\text{true} := B.\text{true}; B_1.\text{false} := B.\text{false};$
 $B_1.\text{reg} = B.\text{reg}; B_1.\text{label} = B.\text{label};$ }

$B_1 ") "$

{ $B.\text{nreg} := B_1.\text{nreg}; B.\text{nlabel} := B_1.\text{nlabel};$ }

Boolean Expressions

```
B → {E1.reg = B.reg;} E1 “<” {E2.reg = E1.nreg;} E2
    {emit("blt" || E1.place || " , " || E2.place || " , " || B.true);
     emit("b" || B.false);
     B.nreg = E2.nreg - 2; B.nlabel := B.label;}
B → true
    {emit("b" || B.true);
     B.nreg := B.reg; B.nlabel := B.label;}
B → false
    {emit("b" || B.false);
     B.nreg := B.reg; B.nlabel := B.label;}
```

An Example

a < b **or** c < d **and** e < f B.true := L1; B.false := L2;

la \$t0, a

lw \$t1, 0(\$t1)

lw \$t0, 0(\$t0)

blt \$t0, \$t1, L4

la \$t1, b

b L2

lw \$t1, 0(\$t1)

L4: la \$t0, e

blt \$t0, \$t1, L1

lw \$t0, 0(\$t0)

b L3

la \$t1, f

L3: la \$t0, c

lw \$t1, 0(\$t1)

lw \$t0, 0(\$t0)

blt \$t0, \$t1, L1

la \$t1, d

b L2

An Example

```
while a < b do
  if c < d then
    x := y + z
  else
    x := y - z
```

Lbegin := L1 B₂.true := L4
B₁.true := L2 B₁.false := L5
B₁.false := L3 Lnext := L6

L1: # while
 la \$t0, a
 lw \$t0, 0(\$t0)
 la \$t1, b
 lw \$t1, 0(\$t1)
 blt \$t0, \$t1, L2
 b L3

L2: # body
 la \$t0, c
 lw \$t0, 0(\$t0)
 la \$t1, d
 lw \$t1, 0(\$t1)
 blt \$t0, \$t1, L4
 b L5

An Example

```
while a < b do
  if c < d then
    x := y + z
  else
    x := y - z
```

Lbegin := L1 B₂.true := L4
B₁.true := L2 B₁.false := L5
B₁.false := L3 Lnext := L6

L4: # then
 la \$t0, y
 lw \$t0, 0(\$t0)
 la \$t1, z
 lw \$t1, 0(\$t1)
 add \$t0, \$t0, \$t1
 la \$t1, x
 sw \$t0, 0(\$t1)
 b L6

An Example

```
while a < b do
  if c < d then
    x := y + z
  else
    x := y - z
```

Lbegin := L1 B₂.true := L4
B₁.true := L2 B₁.false := L5
B₁.false := L3 Lnext := L6

```
L5: # else
  la $t0, y
  lw $t0, 0($t0)
  la $t1, z
  lw $t1, 0($t1)
  sub $t0, $t0, $t1
  la $t1, x
  sw $t0, 0($t1)
L6: # end if
  b L2
L3: # end while
```

An Example

```
main() {                                if ( n < 1 ) {                i = 1;
    int n;                                write -1;                while ( i <= n ) {
    int s;                                return;                s = s + i;
    int i;                                } else {                i = i + 1;
    read n;                                s = 0;                }
                                            } fi                                write s;
                                            } return;
```

An Example

```
.data  
n: .word 0  
s: .word 0  
i: .word 0  
.text  
main:  
    li    $v0, 5  
    syscall  
    la    $t0, n  
    sw    $v0, 0($t0)
```

```
    la    $t0, n  
    lw    $t0, 0($t0)  
    li    $t1, 1  
    blt   $t0, $t1, L1  
    b     L2  
L1: # then  
    li    $t0, 1  
    neg   $t0, $t0  
    move  $a0, $t0  
    li    $v0, 1  
    syscall
```

An Example

<pre>li \$v0, 1 syscall b L3 L2: # else li \$t0, 0 la \$t1, s sw \$t0, 0(\$t1) L3: # end if li \$t0, 1 la \$t1, I sw \$t0, 0(\$t1)</pre>	<pre>L4: # while la \$t0, i lw \$t0, 0(\$t0) la \$t1, n lw \$t1, 0(\$t1) ble \$t0, \$t1, L5 b L6 L5: # body la \$t0, s lw \$t0, 0(\$t0)</pre>
--	--

An Example

```
la    $t1, i  
lw    $t1, 0($t1)  
add   $t0, $t0, $t1  
la    $t1, s  
sw    $t0, 0($t1)  
la    $t0, i  
lw    $t0, 0($t0)  
li    $t1, 1  
add   $t0, $t0, $t1  
la    $t1, i  
sw    $t0, 0($t1)
```

```
b      L7  
L6: # end while  
la    $t0, s  
lw    $t0, 0($t0)  
move  $a0, $t0  
li    $v0, 1  
syscall  
li    $v0, 10  
syscall
```

Case Statements

- Conditional goto's
 - less than 10 cases
- Jump table
 - more than 10 cases
 - dense value range
- Hash table
 - more than 10 cases
 - sparse value range

Conditional Goto's

code to evaluate
E into t

b test

L1: code for S1

b next

...

Ln-1: code for Sn-1

b next

Ln: code for Sn

b next

test: if t = V1 b L1

...

if t = Vn-1 b Ln-1

b Ln

next:

Jump Table

```
code to evaluate E into t
if t < Vmin b Ldefault
if t > Vmax b Ldefault
i := t - Vmin
L := jumpTable[i]
b L
```

Hash Table

code to evaluate E into t

i := hash(t)

L := hashTable[i]

b L

Procedure Calls

$S \rightarrow \text{call id "(" Elist ")"}$

{for each item p in Elist.queue do
 emit("lw" || newArgReg() || "," || "0(" || p
 || ")");
 emit("bal" id.place);}

$Elist \rightarrow Elist_1 , E$

{insert(Elist₁.queue, E.place);
 Elist.queue := Elist₁.queue;}

$Elist \rightarrow E$

{Elist.queue := {}; insert(Elist.queue, E.place);}