Computer Architectures Chapter 3

Tien-Fu Chen

National Chung Cheng Univ.

© by Tien-Fu Chen@CCU

Basic Pipelining

□ Examples in daily life

Laundry, Waiting queue,

□ Instruction Execution

Pipelining

Instruction fetch	Register fetch	Execution	Memory access	Write Register		
	Instruction fetch	Register fetch	Execution	Memory access	Write Register	
		Instruction fetch	Register fetch	Execution	Memory access	Write Register

Register

fetch

Memory

access

Execution

Write

Register

- Programs expect sequential execution
- Results be as if instructions were executed sequentially
- Depending on program constraints to determine the execution parallelism

Instruction

fetch

- data dependency
- > control dependency

Basic steps of Execution





•multicycle implementation

Principle of Pipelining



© by Tien-Fu Chen@CCU

Efficiency of Pipelining

- $\Delta > 0$ extra delay between stage
 - □ With an n-stage pipeline

$$latency = n \times (\max t_i + \Delta) \ge T + n\Delta$$

$$Throughput = \frac{1}{\Delta + \max t_i} < \frac{n}{\sum t_i}$$

$$Speedup = \frac{old \ latency}{new \ latency} \le \frac{\sum t_i}{\Delta + \max t_i} < n$$

- □ Goal ==> reduce clock cycle
- Possible delay
 - Latches
 - clock/data skew

□ No pipelining is useful if clock is less than sum of delay

© by Tien-Fu Chen@CCU

chap3-5

What have we learned from pipelining?

Pipelining does not help latency of single task, it helps throughput of entire workload

□ Pipeline rate limited by slowest pipeline stage

□ Multiple tasks operating simultaneously

□ Potential speedup = Number of pipe stages

Unbalanced lengths of pipe stages reduces speedup

□ Time to fill pipeline and time to drain pipeline reduce speedup

© by Tien-Fu Chen@CCU

chap3-6

Hazards of Pipelining

□ Hazards

Situations that prevents the next instruction from execution

Structural Hazards

Resource conflicts

Data Hazards

Data dependence between instructions

Control Hazards

Due to the change of control stream

Revisit Efficiency of Pipelining

$$Ideal \ CPI = \frac{CPI_{unpipelined}}{n} \qquad Speedup = \frac{old \ time}{new \ time} = \frac{cycle_{unpip} \times CPI_{unpip}}{cycle_{pipe} \times CPI_{pipe}}$$
$$= \frac{CPI_{ideal} \times n}{CPI_{ideal} + stall \ cycles \ per \ insteady hereitares and a starter and a sta$$

Structural Hazards

Occurs when two instructions use the same resource

□ Solution1: Stall

Detects the hazard and stall execution

+ low cost

- increase CPI (cause bubble)

□ Solution 2: Duplicate Resource

add more hardware resource available

- + Good performance
- increase cost
- may increase cycle time

□ Solution 3: Pipelined Resource

make every use of resource in simple way

eg. at most once, at the same stage,

use exactly one cycle © by Tien-Fu Chen@CCU

chap3-8

Data Hazards

Occur when order of access in pipelining is different from sequential execution

□ Read-After-Write (RAW) data(true)-dependence, add r1,r2,r3 I: late write=>early read J: sub r4,r1,r3 □ Write-After-Read (WAR) I: sub r4,r1,r3 anti-dependence: late read => early write add r1,r2,r3 J: K: mul r6,r1,r7 □ Write-After-Write (WAW) output-dependence I: sub r1,r4,r3 slow write => fast operation add r1,r2,r3 J: mul r6,r1,r7 **K**: chap3-9 © by Tien-Fu Chen@CCU

Solutions for RAW

□ Stall/interlock

detect RAW, then stall pipelining until the hazard is cleared

- + low cost, simple solution
- Increase CPI cause pipeline stall or bubble

□ Bypass/Forwarding/Short-circuiting

detect hazard by hardware, then forward results to ALU input, instead of reading from registers



+ reduce stalls

- extra hardware complexity

© by Tien-Fu Chen@CCU

chap3-10

Solutions for RAW(cont)

□ Hardware requirements for bypassing

- Comparators between source and destinations
- Multiplexors on inputs to ALU
- Extra data path MDR from input to ALU
- a set of result buffers to save

Delayed load - software solution

- A load requiring that the following instruction not use its results
- delay slot (load delay): the pipeline slot after a load
- Compiler moves instructions to eliminate bubbles =>

instruction scheduling pipelining scheduling

Situation of hazard detection

Situation	Example code sequence	Action
No dependence	LW R1 ,45(R2) ADD R5,R6,R7 SUB R8,R6,R7 OR R9,R6,R7	No hazard possible because no dependence exists on R1 in the immediately following three instructions.
Dependence requiring stall	LW R1 ,45(R2) ADD R5, R1 ,R7 SUB R8,R6,R7 OR R9,R6,R7	Comparators detect the use of R1 in the ADD and stall the ADD (and SUB and OR) before the ADD begins EX.
Dependence overcome by forwarding	LW R1 ,45(R2) ADD R5,R6,R7 SUB R8, R1 ,R7 OR R9,R6,R7	Comparators detect use of R1 in SUB and for- ward result of load to ALU in time for SUB to begin EX.
Dependence with accesses in order	LW R1,45(R2) ADD R5,R6,R7 SUB R8,R6,R7 OR R9,R1,R7	No action required because the read of R1 by OR occurs in the second half of the 1D phase, while the write of the loaded data occurred in the first half.

FIGURE 3.17 Situations that the pipeline hazard detection hardware can see by comparing the destination and sources of adjacent instructions.

© by Tien-Fu Chen@CCU



Pipelining Scheduling

- □ Scheduling instruction at compile-time
- When cannot schedule the interlock, a NOP instruction is inserted

]	For exa	mple, for A	=B+C, D=8	E-F	
	Unsch	eduled	Scheduled		
	LW	r1,B	LW	r1,B	
	nop		LW	r2,C	
	LŴ	r2, C	LW	r4,E	
	nop		ADD	r3,r2,r1	
	ADD	r3,r2,r1	LW	r5,F	
	LW	r1, E	SW	r3,A	
	nop		SUB	r6,r4,r5	
	LŴ	r2, F	SW	r6,D	

nop SUB r3,r2,r1 SW r3,D

□ may increase register pressure

© by Tien-Fu Chen@CCU

Control Hazards

bubbles after bran	ch	1	2	3	4	5	6	7	8	9
Three cycle stall fo	i (br) i+1 i+2 i+3 i+4 Dr each	IF n bra	ID IF	EX xxx xxx h is	mem xxx xxx xxx sigr	WB IF xxx xxx xxx nific	ID IF xxx xxx ant,	EX ID IF xxx sinc	mem EX ID IF e ma y	WB mem EX ID
Original branch op	peratio	ns								

```
ALUOut <- PC + IR16..31
cond <- A op 0
```

MEM:

if (cond) PC <- ALUOut

□ Separating operations of branch

• find out the branch condition earlier

© by Tien-FueCheograputer target address earlier

 Move up control point to ID phase

 ID: A<-Rs1, B<-Rs2, TA <- PC + IR16..31 if (A op 0) PC <- BTA
 EXE: MEM:
 only one-cycle bubble
 Extra cost (impact): > Additional PC adder required
 cannot afford too complex condition check- how about EQ, NE, GT
 may increase cycle time

Delayed Branch

- -Execute next instruction regardless cond
- -Scheduling the branch-delay slot(s) at compile-time

Branch Prediction

© by Tien-Fu Chen@CCU

chap3-16





FIGURE 3.22 The stall from branch hazards can be reduced by moving the zero test and branch target calculation into the ID phase of the pipeline.

Scheduling branch-delay slots

□ Fill from before branch

When: branch independent instruction improve? always

□ Fill from from target

When: OK to execute target instruction improve? branch taken affect: may increase code size

□ Fill from fall through

When: OK to execute following instruction improve? branch not taken

□ When no instruction can be scheduled, no-op is filled

□ Additional cost:

• multiple PCs for interrupt

© by Tien-Fu Chen@CCU

chap3-18

Delayed Branch (Cont.)

□ Effectiveness of compiler on 1 slot

- Fills about 60% of branch delay slots
- About 80% of instructions executed in branch delay slots useful in computation
- About 50% (60% x 80%) of slots usefully filled

Difficulty

- restrictions on instructions that are scheduled into delay slots
- Delayed Branch downside: 7-8 stage pipelines, multiple instructions issued per clock (superscalar)
- ability to predict at compile time

□ Canceling/nullifying branch

- direction is included in branch
- if correctly predicted, a delayed slot is normally executed
- if predicted incorrectly, the branch slot is turned in to a no-op
- eliminate the requirement of insertion

Branch Prediction

- Guess the direction of branch
- Guess the target of branch



Comparison of branch scheme

Given 14% of branch and 65% taken

 $CPI_{effective} = 1 + CPI_{branch}$

 $CPI_{branch} = \% branch \times (\% taken \times Penalty_{taken})$

+% not_taken × Penalty _____)

		S	peedup _{over_stall}	$=\frac{1+\%branch\times stall}{1+CPI_{branch}}$
Scheduling scheme	Branch penalty	CPI	speedup v. unpipelined	speedup v. stall
Stall pipeline	3	1.42	3.5	1.0
Predict taken	1	1.14	4.4	1.26
Predict not tak	en 1	1.09	4.5	1.29
Delayed brancl	h 0.5	1.07	4.6	1.31

© by Tien-Fu Genetitional & Unconditional = 14%, 65% change PC chap3-21

Interrupts

An event forcing the machine to abort instruction's execution before its completion.

Examples

- Page fault, OS traps(calls)
- Arithmetic overflow
- Protection Violation
- Breakpoint
- I/O device requests

□ Why difficult in pipelining

- break in pipelining
- should occur within instructions
- must be restartable
 - linking return address
 - > saving PSW (or CC codes)
 - correct state change

□ More complication on delayed branches

instructions in pipelining may not be sequentially related

© by Tien-Fu Chee இயில் (n+1) PC's

chap3-22

Handling Interrupts

Precise interrupt

a pipelining to handle interrupts follows sequential semantics.

- instructions before faulting are completed
- Effects of instructions after are squashed
- Faulting instruction can be restartable

Precise interrupts are usually required

□ Must handle simultaneous interrupts

- IF memory problem (page fault, protection violation, misaligned memory access)
- ID illegal or privileged instructions
- EX arithmetic interrupts
- MEM memory problem
- WB none

□ What order should interrupts be handled

• in order - completely precise

© by Tien-Handle in the order as it appears

Multi-cycle Operations

□ Not all operations complete in one cycle

- all in one cycle slow clock
- allow separate function units for pipelining
 - > Integer unit
 - > FP/integer multiply
 - > FP adder
 - > FP/integer divider
- Separate integer and FP registers
- all integer instructions operate on integer registers
- all FP instructions operate on FP registers

Extra work on instruction issuing

- check for structural hazards
- check for RAW hazards
- check for data forwarding
- check for overlapping instructions
 - > contention for registers in WB

> possible WAR and WAW hazards

© by Tien-Fu Chen CCCU > difficult to provide precise interrupts

chap3-24

Dealing with overlapping

Contention in WB

- why? FP operations vary in exec time
- solution: static priority, instruction stalls after issue

□ WAR hazards

•	why?	DIVF SUBF	F0, F2, F4 F4, F8, F10
		DODI	1,10,110

 solutions: always read register at the same time should not occur in DLX

WAW hazards

•	why?	DIVF	F0, F2, F4		
	,	SUBF	F0, F8, F10		

- solutions
 - > delay SUBF until DIVF enters MEM
 - > stamp out DIVF results

Multicycle on interrupts

DIVF ADDF SUBF F0, F2, F4 F10, F8, F10 F12, F12, F14

□ hard to maintain precise interrupts

out-of-order execution

• instructions are completed in a different order from the order they are issued

□ Solutions:

- ignore problems and assume imprecise interrupts not acceptable
- queue results of operations until preceding instructions are completed
 has to store results
 - > history table roll back when interrupts
 - > future table keep newer values
- software support
 - > save information for trap handlers
 - > software simulate unfinished instructions

- allow issue only if preceding instructions are safe $\ensuremath{\mathbb{C}}$ by Tien-Fu Chen@CCU