Computer Architectures <u>Chapter 2</u>

Tien-Fu Chen

National Chung Cheng Univ.

© by Tien-Fu Chen@CCU

Instruction Set Design



Which is easier to change/design???

chap2-0

Instruction Set Architecture: What must be specified?



□Instruction Format or Encoding

• how is it decoded?

□Location of operands and result

- where other than memory?
- how many explicit operands?
- how are memory operands located?
- which can or cannot be in memory?

Data type and Size

□ Operations

• what are supported

□Successor instruction

- jumps, conditions, branches
- fetch-decode-execute is implicit!

chap2-2

© by Tien-Fu Chen@CCU

Instruction Sets

Instruction Set

An agreement between architects and machine language programmers

□ Aspects

- Operations
 - > Arithmetic and logical +, -, X, /...
 - > Data Transfer load/store
 - > Control branch, jump, call, return
 - Floating Point operations FADD, FDIV
 - String
 - System support
 - HLL (high-level languages)
- Operands
 - operand storage
 - number of operands
 - addressing operands
 - Type and size of operands

© by Tien-Fu Chen@CCUImplicit/Explicit operands

Evolution of Instruction Sets

Major advances in computer architecture are typically associated with landmark instruction set designs

- Ex: Stack vs GPR (System 360)
- CISC vs RISC

Design decisions must take into account:

- technology
- machine organization
- programming languages
- compiler technology
- operating systems

□ And they in turn influence these factors

© by Tien-Fu Chen@CCU

chap2-4

What is good for instruction set?

□ Orthogonality

No special registers, few special cases, all operand modes available with any data type or instruction type

□ Completeness

Support for a wide range of operations and target applications

□ Regularity

No overloading for the meanings of instruction fields

□ Streamlined

Resource needs easily determined

- □ Ease of compilation (programming?)
- □ Ease of implementation
- □ Scalability

Classifying Instruction Set Architecture



© by Tien-Fu Chen@CCU

chap2-6

Comparing Number of Instructions

Code sequence for (C = A + B) for four classes of instruction sets:

		Register	Register
Stack	Accumulator	(register-memory)	(load-store)
Push A	Load A	Load R1,A	Load R1,A
Push B	Add B	Add R1,B	Load R2,B
Add	Store C	Store C, R1	Add R3,R1,R2
Рор С			Store C,R3

Issues of Operands

□ Operand Storage

either registers, memory, implicit

□ Number of operands

- 0: stack machine
- 1: accumulator
- 2,3: register set/memory

	Advantages	Disadvantages
reg-reg (load/store) (0,3)	simple, fixed-length, fixed cycles	larger instr count, must be loaded into registers
reg-mem (1,2)	not necessarily loaded easy encoding good code density	inequivalent operands clocks may vary
m e m - m e m (3,3)	most compact, no register limit	large variation of instruction length, bottleneck in memory

© by Tien-Fu Chen@CCU

chap2-8

Issues of Operands(Cont)

Addressing Operands

- Endian Convention Ordering the bytes within a word
- Big Endian: MSB at xx00



© by Tien-Fu Chen@CCU

Issues of Operands(Cont)

□ Addressing Mode:determination of effective address

•	register	Ri	
•	Immediate	#n	
•	Base+displacement	M[Ri -	⊦ #n]
•	Register indirect		M[Ri]
•	Indexed		M[Ri, Rj]
•	Absolute		M[#n]
•	Memory indirect		M[M[Ri]]
•	PC-relative		M[PC + #n]
•	Auto-Increment		M[Ri]; Ri+=d
•	Auto-Decrement		Ri-=d; M[Ri]

© by Tien-Fu Chen@CCU

chap2-10

Implicit/Explicit operands

Compiler issue

□ Take branch on conditional code as example

	Advantages	Disadvantages
Condition code	-be set for free	-Constrains code reordering, -Extra state to save
Condition register	-Simple, -No special state to save	-Use up a register
Compare & branch	-No extra compare, -No state passed between instructions	-May be too much work per instruction

Instruction Set Architecture

CISC vs. RISC

	0.19.0	
	6136	RISC
Instruction	-large instrn variety	-Small instr. Set
set	-variable form ats	-Fixed form at
	-variable instr length	-Fixed length
operand	reg-mem	reg-reg
storage	mem-reg	
Addressing	com plex	sim ple
mode		
GP registers	8-24 +special regs	large number
CPU control	m icrocode, hardwired	hard wired
cache/TLB	extern cache	on-chip cache&TLB



Encoding Instruction

Fixed	Hybrid	Variable
L/S	R/M	R+M
load/store	Reg-mem	Reg-plus-mem
3-addr format	2-addr format	2/3-addr format
32b instr size	16/32/64b instr sizes	byte-variable size
IBM RS/6000	IBM S/360	VAX
IBM PowerPC	IBM 3033	Motorola 680x0
MIPS R2000	Fujitsu	
HP PA RISC	Hitachi	
DEC Alpha	Intel x86	
AMD 29000	(byte-variable size)	
SPARC		
(reg window)		

<u>DLX</u>

- □ A RISC architecture related to MIPS
- □ 32-bit byte addresses
- □ Load/Store only displacement

Registers

- 32 32-bit General-Purpose Registers
- 16 64-bit (32 32-bit) Floating-Point Reg
- FP status register

□ Emphasize

- A simple load/store instruction set
- Design for pipelining efficiency
- An easily decoded instruction set
- Efficiency as a compiler target

© by Tien-Fu Chen@CCU

chap2-14



DLX Instruction Set

Data transfers

load/store full word load/store byte/halfword load/store FP single/double moves between GPR and FP registers

□ Arithmetic/Logical

Add/Substract unsigned, immediate MUL/DIV signed, unsigned AND, OR, XOR immediate Load high immediate Shift left/right

Control

Conditional branch Conditional branch testing FP bit Jump&link(JAL),Jump&link register(JALR) Jump, Jump register

□ Floating Point

© by Tien-Fu Chen@CCU

MIPS instruction format



□ A "Typical" RISC

- 3-address, reg-reg arithmetic instruction
- Single address mode for load/store: base + displacement
- no indirection
- Simple branch conditions

© by Tien-FuChDelayed branch

chap2-16

When does CPU need to sign extend?

When value is sign extended, copy upper bit to full value:

Examples of sign extending 8 bits to 16 bits:

00001010 ⇒ 0000000 00001010 10001100 ⇒ 11111111 10001100

□ When is an immediate value sign extended?

- Arithmetic instructions (add, sub, etc.) sign extend immediates even for the unsigned versions of the instructions!
- Logical instructions do not sign extend

□ Load/Store half or byte *do sign extend*, but unsigned versions do not.

© by Tien-Fu Chen@CCU

chap2-18

MIPS data transfer instructions

Instruction	Comment
SW 500(R4), R3	Store word
SH 502(R2), R3	Store half
SB 41(R3), R2	Store byte
LW R1, 30(R2)	Load word
LH R1, 40(R3)	Load halfword
LHU R1, 40(R3)	Load halfword unsigned
LB R1, 40(R3)	Load byte
LBU R1, 40(R3)	Load byte unsigned

LUI R1, 40 Load Uppe

Load Upper Immediate (16 bits shifted left by 16)

Why need LUI?

